HomeSort by relevance Sort by last modified time
    Searched refs:DPCD_TRAINING_PATTERN_SET (Results 1 - 4 of 4) sorted by null

  /external/u-boot/drivers/video/exynos/
exynos_dp.c 311 ret = exynos_dp_write_bytes_to_dpcd(regs, DPCD_TRAINING_PATTERN_SET,
327 ret = exynos_dp_write_byte_to_dpcd(regs, DPCD_TRAINING_PATTERN_SET,
535 DPCD_TRAINING_PATTERN_SET, 5, buf);
776 DPCD_TRAINING_PATTERN_SET, &data);
777 exynos_dp_write_byte_to_dpcd(regs, DPCD_TRAINING_PATTERN_SET,
782 DPCD_TRAINING_PATTERN_SET, &data);
783 exynos_dp_write_byte_to_dpcd(regs, DPCD_TRAINING_PATTERN_SET,
  /external/u-boot/arch/arm/include/asm/arch-rockchip/
edp_rk3288.h 461 #define DPCD_TRAINING_PATTERN_SET (0x0102)
  /external/u-boot/drivers/video/rockchip/
rk_edp.c 470 ret = rk_edp_dpcd_write(regs, DPCD_TRAINING_PATTERN_SET, &value, 1);
550 ret = rk_edp_dpcd_write(regs, DPCD_TRAINING_PATTERN_SET, &value, 1);
  /external/u-boot/arch/arm/mach-exynos/include/mach/
dp.h 609 /* DPCD_TRAINING_PATTERN_SET */
622 #define DPCD_TRAINING_PATTERN_SET (0x0102)

Completed in 52 milliseconds