HomeSort by relevance Sort by last modified time
    Searched refs:FIOp (Results 1 - 5 of 5) sorted by null

  /external/llvm/lib/Target/Hexagon/
HexagonRegisterInfo.cpp 159 int SPAdj, unsigned FIOp,
173 int FI = MI.getOperand(FIOp).getIndex();
178 int RealOffset = Offset + MI.getOperand(FIOp+1).getImm();
185 MI.getOperand(FIOp).ChangeToImmediate(RealOffset);
186 MI.RemoveOperand(FIOp+1);
208 MI.getOperand(FIOp).ChangeToRegister(BP, false, false, IsKill);
209 MI.getOperand(FIOp+1).ChangeToImmediate(RealOffset);
  /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/
HexagonRegisterInfo.cpp 193 int SPAdj, unsigned FIOp,
207 int FI = MI.getOperand(FIOp).getIndex();
212 int RealOffset = Offset + MI.getOperand(FIOp+1).getImm();
219 MI.getOperand(FIOp).ChangeToImmediate(RealOffset);
220 MI.RemoveOperand(FIOp+1);
242 MI.getOperand(FIOp).ChangeToRegister(BP, false, false, IsKill);
243 MI.getOperand(FIOp+1).ChangeToImmediate(RealOffset);
  /external/llvm/lib/Target/AMDGPU/
SIRegisterInfo.cpp 324 MachineOperand *FIOp = TII->getNamedOperand(MI, AMDGPU::OpName::vaddr);
325 assert(FIOp && FIOp->isFI() && "frame index must be address operand");
333 FIOp->ChangeToRegister(BaseReg, false);
358 FIOp->ChangeToRegister(NewReg, false);
507 MachineOperand &FIOp = MI->getOperand(FIOperandNum);
666 FIOp.ChangeToImmediate(Offset);
667 if (!TII->isImmOperandLegal(*MI, FIOperandNum, FIOp)) {
672 FIOp.ChangeToRegister(TmpReg, false, false, true);
    [all...]
  /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
SIRegisterInfo.cpp 356 MachineOperand *FIOp = TII->getNamedOperand(MI, AMDGPU::OpName::vaddr);
357 assert(FIOp && FIOp->isFI() && "frame index must be address operand");
368 FIOp->ChangeToRegister(BaseReg, false);
    [all...]
  /external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/
TargetLowering.h     [all...]

Completed in 244 milliseconds