/device/linaro/bootloader/edk2/Vlv2DeviceRefCodePkg/ValleyView2Soc/NorthCluster/Include/ |
VlvAccess.h | 191 #define McD0PciCfg64(Register) MmPci64 (0, MC_BUS, 0, 0, Register)
192 #define McD0PciCfg64Or(Register, OrData) MmPci64Or (0, MC_BUS, 0, 0, Register, OrData)
193 #define McD0PciCfg64And(Register, AndData) MmPci64And (0, MC_BUS, 0, 0, Register, AndData)
194 #define McD0PciCfg64AndThenOr(Register, AndData, OrData) MmPci64AndThenOr (0, MC_BUS, 0, 0, Register, AndData, OrData)
196 #define McD0PciCfg32(Register) MmPci32 (0, MC_BUS, 0, 0, Register)
197 #define McD0PciCfg32Or(Register, OrData) MmPci32Or (0, MC_BUS, 0, 0, Register, OrData)
198 #define McD0PciCfg32And(Register, AndData) MmPci32And (0, MC_BUS, 0, 0, Register, AndData)
199 #define McD0PciCfg32AndThenOr(Register, AndData, OrData) MmPci32AndThenOr (0, MC_BUS, 0, 0, Register, AndData, OrData)
201 #define McD0PciCfg16(Register) MmPci16 (0, MC_BUS, 0, 0, Register)
202 #define McD0PciCfg16Or(Register, OrData) MmPci16Or (0, MC_BUS, 0, 0, Register, OrData) [all...] |
Valleyview.h | 34 #define MC_BUS 0x00
51 #define IGD_BUS_DEV_FUN (MC_BUS << 8) + IGD_DEV_FUN
|
/device/linaro/bootloader/edk2/QuarkSocPkg/QuarkNorthCluster/Include/ |
QNCAccess.h | 119 #define McD0PciCfg64(Register) QNCMmPci32 (0, MC_BUS, 0, 0, Register)
120 #define McD0PciCfg64Or(Register, OrData) QNCMmPci32Or (0, MC_BUS, 0, 0, Register, OrData)
121 #define McD0PciCfg64And(Register, AndData) QNCMmPci32And (0, MC_BUS, 0, 0, Register, AndData)
122 #define McD0PciCfg64AndThenOr(Register, AndData, OrData) QNCMmPci32AndThenOr (0, MC_BUS, 0, 0, Register, AndData, OrData)
124 #define McD0PciCfg32(Register) QNCMmPci32 (0, MC_BUS, 0, 0, Register)
125 #define McD0PciCfg32Or(Register, OrData) QNCMmPci32Or (0, MC_BUS, 0, 0, Register, OrData)
126 #define McD0PciCfg32And(Register, AndData) QNCMmPci32And (0, MC_BUS, 0, 0, Register, AndData)
127 #define McD0PciCfg32AndThenOr(Register, AndData, OrData) QNCMmPci32AndThenOr (0, MC_BUS, 0, 0, Register, AndData, OrData)
129 #define McD0PciCfg16(Register) QNCMmPci16 (0, MC_BUS, 0, 0, Register)
130 #define McD0PciCfg16Or(Register, OrData) QNCMmPci16Or (0, MC_BUS, 0, 0, Register, OrData) [all...] |
QuarkNcSocId.h | 32 #define MC_BUS PCI_BUS_NUMBER_QNC
[all...] |
/device/linaro/bootloader/edk2/QuarkPlatformPkg/Platform/Dxe/PlatformInit/ |
PlatformInitDxe.c | 29 switch (PciRead16 (PCI_LIB_ADDRESS (MC_BUS, MC_DEV, MC_FUN, PCI_DEVICE_ID_OFFSET))) {
43 switch (PciRead8 (PCI_LIB_ADDRESS (MC_BUS, MC_DEV, MC_FUN, PCI_REVISION_ID_OFFSET))) {
|
/device/linaro/bootloader/edk2/Vlv2TbltDevicePkg/Library/MultiPlatformLib/ |
MultiPlatformLib.c | 49 PlatformInfoHob->IohSku = MmPci16(0, MC_BUS, MC_DEV, MC_FUN, PCI_DEVICE_ID_OFFSET);
51 PlatformInfoHob->IohRevision = MmPci8(0, MC_BUS, MC_DEV, MC_FUN, PCI_REVISION_ID_OFFSET);
|
/device/linaro/bootloader/edk2/Vlv2TbltDevicePkg/PlatformDxe/ |
IchRegTable.c | 49 MC_BUS, MC_DEV, MC_FUN, R_EFI_PCI_SVID, EfiPciWidthUint32,
|
/device/linaro/bootloader/edk2/QuarkSocPkg/QuarkNorthCluster/Library/IntelQNCLib/ |
IntelQNCLib.c | 118 QNCMmPci32(0, MC_BUS, MC_DEV, MC_FUN, R_EFI_PCI_SVID) = QNCMmPci32(0, MC_BUS, MC_DEV, MC_FUN, PCI_VENDOR_ID_OFFSET);
449 PciDeviceMmBase (MC_BUS,
481 MC_BUS,
|
/device/linaro/bootloader/edk2/QuarkSocPkg/QuarkNorthCluster/Library/QNCAccessLib/ |
QNCAccessLib.c | 194 DeviceId = QNCMmPci16(0, MC_BUS, MC_DEV, MC_FUN, PCI_DEVICE_ID_OFFSET);
246 DeviceId = QNCMmPci16(0, MC_BUS, MC_DEV, MC_FUN, PCI_DEVICE_ID_OFFSET);
|
/device/linaro/bootloader/edk2/Vlv2TbltDevicePkg/PlatformPei/ |
Platform.c | 57 #define MC_BUS 0x00
61 #define MC_BUS_DEV_FUN ((MC_BUS << 8) + MC_DEV_FUN)
[all...] |
/device/linaro/bootloader/edk2/QuarkPlatformPkg/Platform/Pei/PlatformInit/ |
MrcWrapper.c | [all...] |