HomeSort by relevance Sort by last modified time
    Searched refs:W1 (Results 1 - 25 of 71) sorted by null

1 2 3

  /external/clang/test/CodeGenCXX/
microsoft-abi-rtti.cpp 18 struct W1 : virtual V1 {};
19 struct Y1 : W1, virtual V1 {} y1;
69 // CHECK-DAG: @"\01??_R2Y1@@8" = linkonce_odr constant [7 x %rtti.BaseClassDescriptor*] [%rtti.BaseClassDescriptor* @"\01??_R1A@?0A@EA@Y1@@8", %rtti.BaseClassDescriptor* @"\01??_R1A@?0A@EA@W1@@8", %rtti.BaseClassDescriptor* @"\01??_R1A@A@3FA@V1@@8", %rtti.BaseClassDescriptor* @"\01??_R1A@A@3EA@X1@@8", %rtti.BaseClassDescriptor* @"\01??_R1A@A@3FA@V1@@8", %rtti.BaseClassDescriptor* @"\01??_R1A@A@3EA@X1@@8", %rtti.BaseClassDescriptor* null], comdat
71 // CHECK-DAG: @"\01??_R1A@?0A@EA@W1@@8" = linkonce_odr constant %rtti.BaseClassDescriptor { i8* bitcast (%rtti.TypeDescriptor8* @"\01??_R0?AUW1@@@8" to i8*), i32 2, i32 0, i32 -1, i32 0, i32 64, %rtti.ClassHierarchyDescriptor* @"\01??_R3W1@@8" }, comdat
74 // CHECK-DAG: @"\01??_R2W1@@8" = linkonce_odr constant [4 x %rtti.BaseClassDescriptor*] [%rtti.BaseClassDescriptor* @"\01??_R1A@?0A@EA@W1@@8", %rtti.BaseClassDescriptor* @"\01??_R1A@A@3FA@V1@@8", %rtti.BaseClassDescriptor* @"\01??_R1A@A@3EA@X1@@8", %rtti.BaseClassDescriptor* null], comdat
    [all...]
  /external/arm-neon-tests/
ref_vcvt.c 56 #define TEST_VCVT_FP16(T1, T2, W1, W2, N) \
57 VECT_VAR(vector_res, T1, W1, N) = \
58 vcvt_##T2##W1##_##T2##W2(VECT_VAR(vector, T1, W2, N)); \
59 vst1q_##T2##W1(VECT_VAR(result, T1, W1, N), \
60 VECT_VAR(vector_res, T1, W1, N)); \
61 DUMP_FP(TEST_MSG, T1, W1, N, PRIx##W1);
63 #define TEST_VCVT_2FP16(T1, T2, W1, W2, N) \
64 VECT_VAR(vector_res, T1, W1, N) =
    [all...]
  /external/libxaac/decoder/armv8/
ixheaacd_calcmaxspectralline.s 26 LSR W4, W1, #3
48 SUBS W7, W1, W6
51 MOV W1, V3.S[1]
53 ORR W4, W4, W1
  /external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/
armv8.4a-ldst-error.s 9 STLURB W1, [XZR, #1]
11 STLURB W1, [X10, #-257]
70 //CHECK-ERROR-NEXT: STLURB W1, [XZR, #1]
73 //CHECK-ERROR-NEXT: STLURB W1, [X10, #-257]
armv8.4a-ldst.s 9 STLURB W1, [X10]
10 STLURB W1, [X10, #-256]
14 //CHECK: stlurb w1, [x10] // encoding: [0x41,0x01,0x00,0x19]
15 //CHECK-NEXT: stlurb w1, [x10, #-256] // encoding: [0x41,0x01,0x10,0x19]
147 //CHECK-NO-V84-NEXT: STLURB W1, [X10]
150 //CHECK-NO-V84-NEXT: STLURB W1, [X10, #-256]
  /external/swiftshader/third_party/llvm-7.0/llvm/lib/Support/
BinaryStreamWriter.cpp 78 BinaryStreamWriter W1{First};
80 return std::make_pair(W1, W2);
BinaryStreamReader.cpp 146 BinaryStreamReader W1{First};
148 return std::make_pair(W1, W2);
  /external/boringssl/src/crypto/fipsmodule/sha/asm/
sha512-armv8.pl 339 my ($W0,$W1)=("v16.4s","v17.4s");
369 ld1.32 {$W1},[$Ktbl],#16
377 ($W0,$W1)=($W1,$W0); push(@MSG,shift(@MSG));
380 ld1.32 {$W1},[$Ktbl],#16
387 add.i32 $W1,$W1,@MSG[1]
389 sha256h $ABCD,$EFGH,$W1
390 sha256h2 $EFGH,$abcd,$W1
392 ld1.32 {$W1},[$Ktbl
    [all...]
sha1-armv8.pl 242 my ($W0,$W1)=("v20.4s","v21.4s");
271 add.i32 $W1,@Kxx[0],@MSG[1]
282 sha1$f $ABCD,$E1,$W1
283 add.i32 $W1,@Kxx[$j],@MSG[3]
289 ($E0,$E1)=($E1,$E0); ($W0,$W1)=($W1,$W0);
294 sha1p $ABCD,$E1,$W1
295 add.i32 $W1,@Kxx[$j],@MSG[3]
301 sha1p $ABCD,$E1,$W1
sha256-armv4.pl 604 my ($W0,$W1,$ABCD_SAVE,$EFGH_SAVE)=map("q$_",(12..15));
640 vld1.32 {$W1},[$Ktbl]!
648 ($W0,$W1)=($W1,$W0); push(@MSG,shift(@MSG));
651 vld1.32 {$W1},[$Ktbl]!
658 vadd.i32 $W1,$W1,@MSG[1]
660 sha256h $ABCD,$EFGH,$W1
661 sha256h2 $EFGH,$abcd,$W1
663 vld1.32 {$W1},[$Ktbl
    [all...]
sha1-armv4-large.pl 615 my ($W0,$W1,$ABCD_SAVE)=map("q$_",(12..14));
653 vadd.i32 $W1,@Kxx[0],@MSG[1]
664 sha1$f $ABCD,$E1,$W1
665 vadd.i32 $W1,@Kxx[$j],@MSG[3]
671 ($E0,$E1)=($E1,$E0); ($W0,$W1)=($W1,$W0);
676 sha1p $ABCD,$E1,$W1
677 vadd.i32 $W1,@Kxx[$j],@MSG[3]
683 sha1p $ABCD,$E1,$W1
  /external/libxaac/decoder/
ixheaacd_esbr_fft.c 103 FLOAT32 W1, W2, W3, W4, W5, W6;
167 W1 = *(twiddles + j);
192 tmp = (FLOAT32)(((FLOAT32)x1r * W1) + ((FLOAT32)x1i * W4));
193 x1i = (FLOAT32)(-((FLOAT32)x1r * W4) + (FLOAT32)x1i * W1);
245 W1 = *(twiddles + j);
270 tmp = (FLOAT32)(((FLOAT32)x1r * W1) + ((FLOAT32)x1i * W4));
271 x1i = (FLOAT32)(-((FLOAT32)x1r * W4) + (FLOAT32)x1i * W1);
323 W1 = *(twiddles + j);
348 tmp = (FLOAT32)(((FLOAT32)x1r * W1) + ((FLOAT32)x1i * W4));
349 x1i = (FLOAT32)(-((FLOAT32)x1r * W4) + (FLOAT32)x1i * W1);
    [all...]
  /frameworks/av/media/libstagefright/codecs/m4v_h263/dec/src/
idct.cpp 183 r4 = (r8 + (W1 - W7) * r4);
186 r5 = (r8 - (W1 + W7) * r5);
235 /* scale as that of coefficients (W1,...W7) */
275 r4 = (r8 + (W1 - W7) * r4) >> 3;
276 r5 = (r8 - (W1 + W7) * r5) >> 3;
406 r4 = (r8 + (W1 - W7) * r4);
409 r5 = (r8 - (W1 + W7) * r5);
458 /* scale as that of coefficients (W1,...W7) */
496 r4 = (r8 + (W1 - W7) * r4) >> 3;
497 r5 = (r8 - (W1 + W7) * r5) >> 3
    [all...]
idct.h 75 #define W1 2841 /* 2048*sqrt(2)*cos(1*pi/16) */
89 /* for the transform coefficients (W1,...W7) */
idct_vca.cpp 120 x4 = (W1 * x4 + 4) >> 3;
167 x1 = W1 * x1;
220 x1 = (W1 * x1 + 4) >> 3;
276 x1 = W1 * x1;
329 x1 = (W1 * x1 + 4) >> 3;
390 x1 = W1 * x1;
466 x4 = (W1 * x4 + 4) >> 3;
536 x1 = (W1 * x1 + 4) >> 3;
609 x1 = (W1 * x1 + 4) >> 3;
block_idct.cpp 558 x4 = (x8 + (W1 - W7) * x4) >> 3;
559 x5 = (x8 - (W1 + W7) * x5) >> 3;
671 x4 = (x8 + (W1 - W7) * x4) >> 3;
672 x5 = (x8 - (W1 + W7) * x5) >> 3;
870 x4 = x8 + (W1 - W7) * x4;
871 x5 = x8 - (W1 + W7) * x5;
  /external/libcxx/test/std/experimental/memory/memory.polymorphic.allocator.class/memory.polymorphic.allocator.mem/
construct_piecewise_pair_evil.pass.cpp 107 template<class W1, class W2>
113 using Pair = std::pair<W1, W2>;
  /art/runtime/arch/mips/
registers_mips.h 111 W1 = 1,
  /art/runtime/arch/mips64/
registers_mips64.h 112 W1 = 1,
  /external/llvm/lib/Target/Hexagon/
HexagonBitTracker.cpp 297 uint16_t W1 = getRegBitWidth(Reg[1]);
298 assert(W0 == 64 && W1 == 32);
299 RegisterCell CW = RegisterCell(W0).insert(rc(1), BT::BitMask(0, W1-1));
300 RegisterCell RC = eADD(eSXT(CW, W1), rc(2));
626 uint16_t W1 = getRegBitWidth(Reg[1]);
630 RegisterCell RZ = RegisterCell(W0).fill(BX, W1, Zero)
631 .fill(W1+(W1-BX), W0, Zero);
632 RegisterCell BF1 = eXTR(rc(1), 0, BX), BF2 = eXTR(rc(1), BX, W1);
633 RegisterCell RC = eINS(eINS(RZ, BF1, 0), BF2, W1);
    [all...]
  /external/bouncycastle/bcprov/src/main/java/org/bouncycastle/util/
Strings.java 108 char W1 = ch;
113 if (W1 > 0xDBFF)
117 int codePoint = (((W1 & 0x03FF) << 10) | (W2 & 0x03FF)) + 0x10000;
  /external/bouncycastle/repackaged/bcprov/src/main/java/com/android/org/bouncycastle/util/
Strings.java 110 char W1 = ch;
115 if (W1 > 0xDBFF)
119 int codePoint = (((W1 & 0x03FF) << 10) | (W2 & 0x03FF)) + 0x10000;
  /frameworks/av/media/libstagefright/codecs/m4v_h263/enc/src/
fastidct.cpp 88 x1 = W1 * x1;
124 x1 = W1 * x1;
159 x1 = W1 * x1;
191 x1 = W1 * x1;
274 x4 = x8 + (W1 - W7) * x4;
275 x5 = x8 - (W1 + W7) * x5;
392 x4 = (W1 * x4 + 4) >> 3;
463 x1 = (W1 * x1 + 4) >> 3;
533 x1 = (W1 * x1 + 4) >> 3;
595 x4 = (W1 * x4 + 4) >> 3
    [all...]
  /art/compiler/utils/arm64/
managed_register_arm64_test.cc 45 wreg = Arm64ManagedRegister::FromWRegister(W1);
275 EXPECT_TRUE(!no_reg.Equals(Arm64ManagedRegister::FromWRegister(W1)));
291 EXPECT_TRUE(!reg_X1.Equals(Arm64ManagedRegister::FromWRegister(W1)));
356 EXPECT_TRUE(!reg_D0.Equals(Arm64ManagedRegister::FromWRegister(W1)));
382 EXPECT_TRUE(!reg.Overlaps(Arm64ManagedRegister::FromWRegister(W1)));
404 EXPECT_TRUE(!reg.Overlaps(Arm64ManagedRegister::FromWRegister(W1)));
426 EXPECT_TRUE(!reg.Overlaps(Arm64ManagedRegister::FromWRegister(W1)));
446 EXPECT_TRUE(!reg.Overlaps(Arm64ManagedRegister::FromWRegister(W1)));
467 EXPECT_TRUE(!reg.Overlaps(Arm64ManagedRegister::FromWRegister(W1)));
480 reg = Arm64ManagedRegister::FromWRegister(W1);
    [all...]
  /art/runtime/arch/arm64/
registers_arm64.h 76 W1 = 1,

Completed in 923 milliseconds

1 2 3