HomeSort by relevance Sort by last modified time
    Searched refs:clk_sel (Results 1 - 3 of 3) sorted by null

  /external/u-boot/arch/arm/cpu/arm1136/mx35/
generic.c 252 u32 ret_val = 0, pdf, pre_pdf, clk_sel; local
263 clk_sel = mpdr3 & (1 << 14);
265 ret_val = ((clk_sel != 0) ? mxc_get_main_clock(CPU_CLK) :
271 clk_sel = mpdr2 & (1 << 6);
272 ret_val = ((clk_sel != 0) ? mxc_get_main_clock(CPU_CLK) :
279 clk_sel = mpdr2 & (1 << 6);
280 ret_val = ((clk_sel != 0) ? mxc_get_main_clock(CPU_CLK) :
285 clk_sel = mpdr2 & (1 << 7);
287 ret_val = ((clk_sel != 0) ? mxc_get_main_clock(CPU_CLK) :
292 clk_sel = (pre_pdf & 0x80)
    [all...]
  /external/u-boot/arch/arm/mach-imx/mx5/
clock.c 322 static u32 get_standard_pll_sel_clk(u32 clk_sel)
326 switch (clk_sel & 0x3) {
349 unsigned int clk_sel, freq, reg, pred, podf; local
352 clk_sel = MXC_CCM_CSCMR1_UART_CLK_SEL_RD(reg);
353 freq = get_standard_pll_sel_clk(clk_sel);
368 u32 ret_val = 0, pdf, pre_pdf, clk_sel, freq; local
374 clk_sel = MXC_CCM_CSCMR1_CSPI_CLK_SEL_RD(cscmr1);
375 freq = get_standard_pll_sel_clk(clk_sel);
385 u32 clk_sel = 0, pred = 0, podf = 0, freq = 0; local
391 clk_sel = MXC_CCM_CSCMR1_ESDHC1_MSHC1_CLK_SEL_RD(cscmr1)
797 s32 shift = 0, clk_sel, div = 1; local
    [all...]
  /external/u-boot/arch/arm/mach-imx/mx6/
clock.c 983 u32 root_freq = 0, usdhc_podf = 0, clk_sel = 0; local
1001 clk_sel = cscmr1 & MXC_CCM_CSCMR1_USDHC1_CLK_SEL;
1007 clk_sel = cscmr1 & MXC_CCM_CSCMR1_USDHC2_CLK_SEL;
1013 clk_sel = cscmr1 & MXC_CCM_CSCMR1_USDHC3_CLK_SEL;
1019 clk_sel = cscmr1 & MXC_CCM_CSCMR1_USDHC4_CLK_SEL;
1026 if (clk_sel)
    [all...]

Completed in 164 milliseconds