HomeSort by relevance Sort by last modified time
    Searched refs:pll0_div (Results 1 - 6 of 6) sorted by null

  /external/u-boot/drivers/clk/renesas/
renesas-cpg-mssr.h 30 unsigned int pll0_div; member in struct:cpg_mssr_info
clk-rcar-gen2.c 153 rate = (gen2_clk_get_rate(&parent) * mult) / info->pll0_div;
r8a7790-cpg-mssr.c 271 .pll0_div = 2,
r8a7791-cpg-mssr.c 267 .pll0_div = 2,
r8a7792-cpg-mssr.c 219 .pll0_div = 2,
r8a7794-cpg-mssr.c 248 .pll0_div = 2,

Completed in 813 milliseconds