HomeSort by relevance Sort by last modified time
    Searched refs:pllctl (Results 1 - 4 of 4) sorted by null

  /external/u-boot/arch/arm/mach-davinci/
dm365_lowlevel.c 30 clrbits_le32(&dv_pll0_regs->pllctl, PLLCTL_PLLPWRDN);
32 clrbits_le32(&dv_pll0_regs->pllctl, PLLCTL_RES_9);
33 setbits_le32(&dv_pll0_regs->pllctl,
40 clrbits_le32(&dv_pll0_regs->pllctl, PLLCTL_PLLENSRC);
43 clrbits_le32(&dv_pll0_regs->pllctl, PLLCTL_PLLEN);
48 setbits_le32(&dv_pll0_regs->pllctl, PLLCTL_PLLRST);
53 clrbits_le32(&dv_pll0_regs->pllctl, PLLCTL_PLLRST);
96 /* Enable the PLL Bit of PLLCTL*/
97 setbits_le32(&dv_pll0_regs->pllctl, PLLCTL_PLLEN);
107 clrbits_le32(&dv_pll1_regs->pllctl, PLLCTL_PLLPWRDN)
    [all...]
da850_lowlevel.c 46 clrbits_le32(&reg->pllctl, PLLCTL_PLLENSRC);
47 /* PLLCTL.EXTCLKSRC bit 9 should be left at 0 for Freon */
48 clrbits_le32(&reg->pllctl, PLLCTL_EXTCLKSRC);
51 clrbits_le32(&reg->pllctl, PLLCTL_PLLEN);
60 dv_maskbits(&reg->pllctl, ~PLLCTL_RES_9);
61 setbits_le32(&reg->pllctl,
66 clrbits_le32(&reg->pllctl, PLLCTL_PLLRST);
69 setbits_le32(&reg->pllctl, PLLCTL_PLLDIS);
76 clrbits_le32(&reg->pllctl, PLLCTL_PLLPWRDN);
79 clrbits_le32(&reg->pllctl, PLLCTL_PLLDIS)
    [all...]
  /external/u-boot/arch/arm/mach-davinci/include/mach/
pll_defs.h 14 unsigned int pllctl; /* 0x100 */ member in struct:dv_pll_regs
hardware.h 397 dv_reg pllctl; member in struct:davinci_pllc_regs

Completed in 57 milliseconds