1 //===- AArch64Disassembler.cpp - Disassembler for AArch64 -------*- C++ -*-===// 2 // 3 // The LLVM Compiler Infrastructure 4 // 5 // This file is distributed under the University of Illinois Open Source 6 // License. See LICENSE.TXT for details. 7 // 8 //===----------------------------------------------------------------------===// 9 // 10 // 11 //===----------------------------------------------------------------------===// 12 13 #include "AArch64Disassembler.h" 14 #include "AArch64ExternalSymbolizer.h" 15 #include "AArch64Subtarget.h" 16 #include "MCTargetDesc/AArch64AddressingModes.h" 17 #include "Utils/AArch64BaseInfo.h" 18 #include "llvm/MC/MCFixedLenDisassembler.h" 19 #include "llvm/MC/MCInst.h" 20 #include "llvm/Support/Debug.h" 21 #include "llvm/Support/ErrorHandling.h" 22 #include "llvm/Support/TargetRegistry.h" 23 24 using namespace llvm; 25 26 #define DEBUG_TYPE "aarch64-disassembler" 27 28 // Pull DecodeStatus and its enum values into the global namespace. 29 typedef llvm::MCDisassembler::DecodeStatus DecodeStatus; 30 31 // Forward declare these because the autogenerated code will reference them. 32 // Definitions are further down. 33 static DecodeStatus DecodeFPR128RegisterClass(llvm::MCInst &Inst, 34 unsigned RegNo, uint64_t Address, 35 const void *Decoder); 36 static DecodeStatus DecodeFPR128_loRegisterClass(llvm::MCInst &Inst, 37 unsigned RegNo, 38 uint64_t Address, 39 const void *Decoder); 40 static DecodeStatus DecodeFPR64RegisterClass(llvm::MCInst &Inst, unsigned RegNo, 41 uint64_t Address, 42 const void *Decoder); 43 static DecodeStatus DecodeFPR32RegisterClass(llvm::MCInst &Inst, unsigned RegNo, 44 uint64_t Address, 45 const void *Decoder); 46 static DecodeStatus DecodeFPR16RegisterClass(llvm::MCInst &Inst, unsigned RegNo, 47 uint64_t Address, 48 const void *Decoder); 49 static DecodeStatus DecodeFPR8RegisterClass(llvm::MCInst &Inst, unsigned RegNo, 50 uint64_t Address, 51 const void *Decoder); 52 static DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &Inst, unsigned RegNo, 53 uint64_t Address, 54 const void *Decoder); 55 static DecodeStatus DecodeGPR64spRegisterClass(llvm::MCInst &Inst, 56 unsigned RegNo, uint64_t Address, 57 const void *Decoder); 58 static DecodeStatus DecodeGPR32RegisterClass(llvm::MCInst &Inst, unsigned RegNo, 59 uint64_t Address, 60 const void *Decoder); 61 static DecodeStatus DecodeGPR32spRegisterClass(llvm::MCInst &Inst, 62 unsigned RegNo, uint64_t Address, 63 const void *Decoder); 64 static DecodeStatus DecodeQQRegisterClass(llvm::MCInst &Inst, unsigned RegNo, 65 uint64_t Address, 66 const void *Decoder); 67 static DecodeStatus DecodeQQQRegisterClass(llvm::MCInst &Inst, unsigned RegNo, 68 uint64_t Address, 69 const void *Decoder); 70 static DecodeStatus DecodeQQQQRegisterClass(llvm::MCInst &Inst, unsigned RegNo, 71 uint64_t Address, 72 const void *Decoder); 73 static DecodeStatus DecodeDDRegisterClass(llvm::MCInst &Inst, unsigned RegNo, 74 uint64_t Address, 75 const void *Decoder); 76 static DecodeStatus DecodeDDDRegisterClass(llvm::MCInst &Inst, unsigned RegNo, 77 uint64_t Address, 78 const void *Decoder); 79 static DecodeStatus DecodeDDDDRegisterClass(llvm::MCInst &Inst, unsigned RegNo, 80 uint64_t Address, 81 const void *Decoder); 82 83 static DecodeStatus DecodeFixedPointScaleImm32(llvm::MCInst &Inst, unsigned Imm, 84 uint64_t Address, 85 const void *Decoder); 86 static DecodeStatus DecodeFixedPointScaleImm64(llvm::MCInst &Inst, unsigned Imm, 87 uint64_t Address, 88 const void *Decoder); 89 static DecodeStatus DecodePCRelLabel19(llvm::MCInst &Inst, unsigned Imm, 90 uint64_t Address, const void *Decoder); 91 static DecodeStatus DecodeMemExtend(llvm::MCInst &Inst, unsigned Imm, 92 uint64_t Address, const void *Decoder); 93 static DecodeStatus DecodeMRSSystemRegister(llvm::MCInst &Inst, unsigned Imm, 94 uint64_t Address, const void *Decoder); 95 static DecodeStatus DecodeMSRSystemRegister(llvm::MCInst &Inst, unsigned Imm, 96 uint64_t Address, const void *Decoder); 97 static DecodeStatus DecodeThreeAddrSRegInstruction(llvm::MCInst &Inst, 98 uint32_t insn, 99 uint64_t Address, 100 const void *Decoder); 101 static DecodeStatus DecodeMoveImmInstruction(llvm::MCInst &Inst, uint32_t insn, 102 uint64_t Address, 103 const void *Decoder); 104 static DecodeStatus DecodeUnsignedLdStInstruction(llvm::MCInst &Inst, 105 uint32_t insn, 106 uint64_t Address, 107 const void *Decoder); 108 static DecodeStatus DecodeSignedLdStInstruction(llvm::MCInst &Inst, 109 uint32_t insn, uint64_t Address, 110 const void *Decoder); 111 static DecodeStatus DecodeExclusiveLdStInstruction(llvm::MCInst &Inst, 112 uint32_t insn, 113 uint64_t Address, 114 const void *Decoder); 115 static DecodeStatus DecodePairLdStInstruction(llvm::MCInst &Inst, uint32_t insn, 116 uint64_t Address, 117 const void *Decoder); 118 static DecodeStatus DecodeAddSubERegInstruction(llvm::MCInst &Inst, 119 uint32_t insn, uint64_t Address, 120 const void *Decoder); 121 static DecodeStatus DecodeLogicalImmInstruction(llvm::MCInst &Inst, 122 uint32_t insn, uint64_t Address, 123 const void *Decoder); 124 static DecodeStatus DecodeModImmInstruction(llvm::MCInst &Inst, uint32_t insn, 125 uint64_t Address, 126 const void *Decoder); 127 static DecodeStatus DecodeModImmTiedInstruction(llvm::MCInst &Inst, 128 uint32_t insn, uint64_t Address, 129 const void *Decoder); 130 static DecodeStatus DecodeAdrInstruction(llvm::MCInst &Inst, uint32_t insn, 131 uint64_t Address, const void *Decoder); 132 static DecodeStatus DecodeBaseAddSubImm(llvm::MCInst &Inst, uint32_t insn, 133 uint64_t Address, const void *Decoder); 134 static DecodeStatus DecodeUnconditionalBranch(llvm::MCInst &Inst, uint32_t insn, 135 uint64_t Address, 136 const void *Decoder); 137 static DecodeStatus DecodeSystemPStateInstruction(llvm::MCInst &Inst, 138 uint32_t insn, 139 uint64_t Address, 140 const void *Decoder); 141 static DecodeStatus DecodeTestAndBranch(llvm::MCInst &Inst, uint32_t insn, 142 uint64_t Address, const void *Decoder); 143 144 static DecodeStatus DecodeFMOVLaneInstruction(llvm::MCInst &Inst, unsigned Insn, 145 uint64_t Address, 146 const void *Decoder); 147 static DecodeStatus DecodeVecShiftR64Imm(llvm::MCInst &Inst, unsigned Imm, 148 uint64_t Addr, const void *Decoder); 149 static DecodeStatus DecodeVecShiftR64ImmNarrow(llvm::MCInst &Inst, unsigned Imm, 150 uint64_t Addr, 151 const void *Decoder); 152 static DecodeStatus DecodeVecShiftR32Imm(llvm::MCInst &Inst, unsigned Imm, 153 uint64_t Addr, const void *Decoder); 154 static DecodeStatus DecodeVecShiftR32ImmNarrow(llvm::MCInst &Inst, unsigned Imm, 155 uint64_t Addr, 156 const void *Decoder); 157 static DecodeStatus DecodeVecShiftR16Imm(llvm::MCInst &Inst, unsigned Imm, 158 uint64_t Addr, const void *Decoder); 159 static DecodeStatus DecodeVecShiftR16ImmNarrow(llvm::MCInst &Inst, unsigned Imm, 160 uint64_t Addr, 161 const void *Decoder); 162 static DecodeStatus DecodeVecShiftR8Imm(llvm::MCInst &Inst, unsigned Imm, 163 uint64_t Addr, const void *Decoder); 164 static DecodeStatus DecodeVecShiftL64Imm(llvm::MCInst &Inst, unsigned Imm, 165 uint64_t Addr, const void *Decoder); 166 static DecodeStatus DecodeVecShiftL32Imm(llvm::MCInst &Inst, unsigned Imm, 167 uint64_t Addr, const void *Decoder); 168 static DecodeStatus DecodeVecShiftL16Imm(llvm::MCInst &Inst, unsigned Imm, 169 uint64_t Addr, const void *Decoder); 170 static DecodeStatus DecodeVecShiftL8Imm(llvm::MCInst &Inst, unsigned Imm, 171 uint64_t Addr, const void *Decoder); 172 static DecodeStatus DecodeWSeqPairsClassRegisterClass(MCInst &Inst, 173 unsigned RegNo, 174 uint64_t Addr, 175 const void *Decoder); 176 static DecodeStatus DecodeXSeqPairsClassRegisterClass(MCInst &Inst, 177 unsigned RegNo, 178 uint64_t Addr, 179 const void *Decoder); 180 181 static bool Check(DecodeStatus &Out, DecodeStatus In) { 182 switch (In) { 183 case MCDisassembler::Success: 184 // Out stays the same. 185 return true; 186 case MCDisassembler::SoftFail: 187 Out = In; 188 return true; 189 case MCDisassembler::Fail: 190 Out = In; 191 return false; 192 } 193 llvm_unreachable("Invalid DecodeStatus!"); 194 } 195 196 #include "AArch64GenDisassemblerTables.inc" 197 #include "AArch64GenInstrInfo.inc" 198 199 #define Success llvm::MCDisassembler::Success 200 #define Fail llvm::MCDisassembler::Fail 201 #define SoftFail llvm::MCDisassembler::SoftFail 202 203 static MCDisassembler *createAArch64Disassembler(const Target &T, 204 const MCSubtargetInfo &STI, 205 MCContext &Ctx) { 206 return new AArch64Disassembler(STI, Ctx); 207 } 208 209 DecodeStatus AArch64Disassembler::getInstruction(MCInst &MI, uint64_t &Size, 210 ArrayRef<uint8_t> Bytes, 211 uint64_t Address, 212 raw_ostream &OS, 213 raw_ostream &CS) const { 214 CommentStream = &CS; 215 216 Size = 0; 217 // We want to read exactly 4 bytes of data. 218 if (Bytes.size() < 4) 219 return Fail; 220 Size = 4; 221 222 // Encoded as a small-endian 32-bit word in the stream. 223 uint32_t Insn = 224 (Bytes[3] << 24) | (Bytes[2] << 16) | (Bytes[1] << 8) | (Bytes[0] << 0); 225 226 // Calling the auto-generated decoder function. 227 return decodeInstruction(DecoderTable32, MI, Insn, Address, this, STI); 228 } 229 230 static MCSymbolizer * 231 createAArch64ExternalSymbolizer(const Triple &TT, LLVMOpInfoCallback GetOpInfo, 232 LLVMSymbolLookupCallback SymbolLookUp, 233 void *DisInfo, MCContext *Ctx, 234 std::unique_ptr<MCRelocationInfo> &&RelInfo) { 235 return new llvm::AArch64ExternalSymbolizer(*Ctx, move(RelInfo), GetOpInfo, 236 SymbolLookUp, DisInfo); 237 } 238 239 extern "C" void LLVMInitializeAArch64Disassembler() { 240 TargetRegistry::RegisterMCDisassembler(TheAArch64leTarget, 241 createAArch64Disassembler); 242 TargetRegistry::RegisterMCDisassembler(TheAArch64beTarget, 243 createAArch64Disassembler); 244 TargetRegistry::RegisterMCSymbolizer(TheAArch64leTarget, 245 createAArch64ExternalSymbolizer); 246 TargetRegistry::RegisterMCSymbolizer(TheAArch64beTarget, 247 createAArch64ExternalSymbolizer); 248 249 TargetRegistry::RegisterMCDisassembler(TheARM64Target, 250 createAArch64Disassembler); 251 TargetRegistry::RegisterMCSymbolizer(TheARM64Target, 252 createAArch64ExternalSymbolizer); 253 } 254 255 static const unsigned FPR128DecoderTable[] = { 256 AArch64::Q0, AArch64::Q1, AArch64::Q2, AArch64::Q3, AArch64::Q4, 257 AArch64::Q5, AArch64::Q6, AArch64::Q7, AArch64::Q8, AArch64::Q9, 258 AArch64::Q10, AArch64::Q11, AArch64::Q12, AArch64::Q13, AArch64::Q14, 259 AArch64::Q15, AArch64::Q16, AArch64::Q17, AArch64::Q18, AArch64::Q19, 260 AArch64::Q20, AArch64::Q21, AArch64::Q22, AArch64::Q23, AArch64::Q24, 261 AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29, 262 AArch64::Q30, AArch64::Q31 263 }; 264 265 static DecodeStatus DecodeFPR128RegisterClass(MCInst &Inst, unsigned RegNo, 266 uint64_t Addr, 267 const void *Decoder) { 268 if (RegNo > 31) 269 return Fail; 270 271 unsigned Register = FPR128DecoderTable[RegNo]; 272 Inst.addOperand(MCOperand::createReg(Register)); 273 return Success; 274 } 275 276 static DecodeStatus DecodeFPR128_loRegisterClass(MCInst &Inst, unsigned RegNo, 277 uint64_t Addr, 278 const void *Decoder) { 279 if (RegNo > 15) 280 return Fail; 281 return DecodeFPR128RegisterClass(Inst, RegNo, Addr, Decoder); 282 } 283 284 static const unsigned FPR64DecoderTable[] = { 285 AArch64::D0, AArch64::D1, AArch64::D2, AArch64::D3, AArch64::D4, 286 AArch64::D5, AArch64::D6, AArch64::D7, AArch64::D8, AArch64::D9, 287 AArch64::D10, AArch64::D11, AArch64::D12, AArch64::D13, AArch64::D14, 288 AArch64::D15, AArch64::D16, AArch64::D17, AArch64::D18, AArch64::D19, 289 AArch64::D20, AArch64::D21, AArch64::D22, AArch64::D23, AArch64::D24, 290 AArch64::D25, AArch64::D26, AArch64::D27, AArch64::D28, AArch64::D29, 291 AArch64::D30, AArch64::D31 292 }; 293 294 static DecodeStatus DecodeFPR64RegisterClass(MCInst &Inst, unsigned RegNo, 295 uint64_t Addr, 296 const void *Decoder) { 297 if (RegNo > 31) 298 return Fail; 299 300 unsigned Register = FPR64DecoderTable[RegNo]; 301 Inst.addOperand(MCOperand::createReg(Register)); 302 return Success; 303 } 304 305 static const unsigned FPR32DecoderTable[] = { 306 AArch64::S0, AArch64::S1, AArch64::S2, AArch64::S3, AArch64::S4, 307 AArch64::S5, AArch64::S6, AArch64::S7, AArch64::S8, AArch64::S9, 308 AArch64::S10, AArch64::S11, AArch64::S12, AArch64::S13, AArch64::S14, 309 AArch64::S15, AArch64::S16, AArch64::S17, AArch64::S18, AArch64::S19, 310 AArch64::S20, AArch64::S21, AArch64::S22, AArch64::S23, AArch64::S24, 311 AArch64::S25, AArch64::S26, AArch64::S27, AArch64::S28, AArch64::S29, 312 AArch64::S30, AArch64::S31 313 }; 314 315 static DecodeStatus DecodeFPR32RegisterClass(MCInst &Inst, unsigned RegNo, 316 uint64_t Addr, 317 const void *Decoder) { 318 if (RegNo > 31) 319 return Fail; 320 321 unsigned Register = FPR32DecoderTable[RegNo]; 322 Inst.addOperand(MCOperand::createReg(Register)); 323 return Success; 324 } 325 326 static const unsigned FPR16DecoderTable[] = { 327 AArch64::H0, AArch64::H1, AArch64::H2, AArch64::H3, AArch64::H4, 328 AArch64::H5, AArch64::H6, AArch64::H7, AArch64::H8, AArch64::H9, 329 AArch64::H10, AArch64::H11, AArch64::H12, AArch64::H13, AArch64::H14, 330 AArch64::H15, AArch64::H16, AArch64::H17, AArch64::H18, AArch64::H19, 331 AArch64::H20, AArch64::H21, AArch64::H22, AArch64::H23, AArch64::H24, 332 AArch64::H25, AArch64::H26, AArch64::H27, AArch64::H28, AArch64::H29, 333 AArch64::H30, AArch64::H31 334 }; 335 336 static DecodeStatus DecodeFPR16RegisterClass(MCInst &Inst, unsigned RegNo, 337 uint64_t Addr, 338 const void *Decoder) { 339 if (RegNo > 31) 340 return Fail; 341 342 unsigned Register = FPR16DecoderTable[RegNo]; 343 Inst.addOperand(MCOperand::createReg(Register)); 344 return Success; 345 } 346 347 static const unsigned FPR8DecoderTable[] = { 348 AArch64::B0, AArch64::B1, AArch64::B2, AArch64::B3, AArch64::B4, 349 AArch64::B5, AArch64::B6, AArch64::B7, AArch64::B8, AArch64::B9, 350 AArch64::B10, AArch64::B11, AArch64::B12, AArch64::B13, AArch64::B14, 351 AArch64::B15, AArch64::B16, AArch64::B17, AArch64::B18, AArch64::B19, 352 AArch64::B20, AArch64::B21, AArch64::B22, AArch64::B23, AArch64::B24, 353 AArch64::B25, AArch64::B26, AArch64::B27, AArch64::B28, AArch64::B29, 354 AArch64::B30, AArch64::B31 355 }; 356 357 static DecodeStatus DecodeFPR8RegisterClass(MCInst &Inst, unsigned RegNo, 358 uint64_t Addr, 359 const void *Decoder) { 360 if (RegNo > 31) 361 return Fail; 362 363 unsigned Register = FPR8DecoderTable[RegNo]; 364 Inst.addOperand(MCOperand::createReg(Register)); 365 return Success; 366 } 367 368 static const unsigned GPR64DecoderTable[] = { 369 AArch64::X0, AArch64::X1, AArch64::X2, AArch64::X3, AArch64::X4, 370 AArch64::X5, AArch64::X6, AArch64::X7, AArch64::X8, AArch64::X9, 371 AArch64::X10, AArch64::X11, AArch64::X12, AArch64::X13, AArch64::X14, 372 AArch64::X15, AArch64::X16, AArch64::X17, AArch64::X18, AArch64::X19, 373 AArch64::X20, AArch64::X21, AArch64::X22, AArch64::X23, AArch64::X24, 374 AArch64::X25, AArch64::X26, AArch64::X27, AArch64::X28, AArch64::FP, 375 AArch64::LR, AArch64::XZR 376 }; 377 378 static DecodeStatus DecodeGPR64RegisterClass(MCInst &Inst, unsigned RegNo, 379 uint64_t Addr, 380 const void *Decoder) { 381 if (RegNo > 31) 382 return Fail; 383 384 unsigned Register = GPR64DecoderTable[RegNo]; 385 Inst.addOperand(MCOperand::createReg(Register)); 386 return Success; 387 } 388 389 static DecodeStatus DecodeGPR64spRegisterClass(MCInst &Inst, unsigned RegNo, 390 uint64_t Addr, 391 const void *Decoder) { 392 if (RegNo > 31) 393 return Fail; 394 unsigned Register = GPR64DecoderTable[RegNo]; 395 if (Register == AArch64::XZR) 396 Register = AArch64::SP; 397 Inst.addOperand(MCOperand::createReg(Register)); 398 return Success; 399 } 400 401 static const unsigned GPR32DecoderTable[] = { 402 AArch64::W0, AArch64::W1, AArch64::W2, AArch64::W3, AArch64::W4, 403 AArch64::W5, AArch64::W6, AArch64::W7, AArch64::W8, AArch64::W9, 404 AArch64::W10, AArch64::W11, AArch64::W12, AArch64::W13, AArch64::W14, 405 AArch64::W15, AArch64::W16, AArch64::W17, AArch64::W18, AArch64::W19, 406 AArch64::W20, AArch64::W21, AArch64::W22, AArch64::W23, AArch64::W24, 407 AArch64::W25, AArch64::W26, AArch64::W27, AArch64::W28, AArch64::W29, 408 AArch64::W30, AArch64::WZR 409 }; 410 411 static DecodeStatus DecodeGPR32RegisterClass(MCInst &Inst, unsigned RegNo, 412 uint64_t Addr, 413 const void *Decoder) { 414 if (RegNo > 31) 415 return Fail; 416 417 unsigned Register = GPR32DecoderTable[RegNo]; 418 Inst.addOperand(MCOperand::createReg(Register)); 419 return Success; 420 } 421 422 static DecodeStatus DecodeGPR32spRegisterClass(MCInst &Inst, unsigned RegNo, 423 uint64_t Addr, 424 const void *Decoder) { 425 if (RegNo > 31) 426 return Fail; 427 428 unsigned Register = GPR32DecoderTable[RegNo]; 429 if (Register == AArch64::WZR) 430 Register = AArch64::WSP; 431 Inst.addOperand(MCOperand::createReg(Register)); 432 return Success; 433 } 434 435 static const unsigned VectorDecoderTable[] = { 436 AArch64::Q0, AArch64::Q1, AArch64::Q2, AArch64::Q3, AArch64::Q4, 437 AArch64::Q5, AArch64::Q6, AArch64::Q7, AArch64::Q8, AArch64::Q9, 438 AArch64::Q10, AArch64::Q11, AArch64::Q12, AArch64::Q13, AArch64::Q14, 439 AArch64::Q15, AArch64::Q16, AArch64::Q17, AArch64::Q18, AArch64::Q19, 440 AArch64::Q20, AArch64::Q21, AArch64::Q22, AArch64::Q23, AArch64::Q24, 441 AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29, 442 AArch64::Q30, AArch64::Q31 443 }; 444 445 static DecodeStatus DecodeVectorRegisterClass(MCInst &Inst, unsigned RegNo, 446 uint64_t Addr, 447 const void *Decoder) { 448 if (RegNo > 31) 449 return Fail; 450 451 unsigned Register = VectorDecoderTable[RegNo]; 452 Inst.addOperand(MCOperand::createReg(Register)); 453 return Success; 454 } 455 456 static const unsigned QQDecoderTable[] = { 457 AArch64::Q0_Q1, AArch64::Q1_Q2, AArch64::Q2_Q3, AArch64::Q3_Q4, 458 AArch64::Q4_Q5, AArch64::Q5_Q6, AArch64::Q6_Q7, AArch64::Q7_Q8, 459 AArch64::Q8_Q9, AArch64::Q9_Q10, AArch64::Q10_Q11, AArch64::Q11_Q12, 460 AArch64::Q12_Q13, AArch64::Q13_Q14, AArch64::Q14_Q15, AArch64::Q15_Q16, 461 AArch64::Q16_Q17, AArch64::Q17_Q18, AArch64::Q18_Q19, AArch64::Q19_Q20, 462 AArch64::Q20_Q21, AArch64::Q21_Q22, AArch64::Q22_Q23, AArch64::Q23_Q24, 463 AArch64::Q24_Q25, AArch64::Q25_Q26, AArch64::Q26_Q27, AArch64::Q27_Q28, 464 AArch64::Q28_Q29, AArch64::Q29_Q30, AArch64::Q30_Q31, AArch64::Q31_Q0 465 }; 466 467 static DecodeStatus DecodeQQRegisterClass(MCInst &Inst, unsigned RegNo, 468 uint64_t Addr, const void *Decoder) { 469 if (RegNo > 31) 470 return Fail; 471 unsigned Register = QQDecoderTable[RegNo]; 472 Inst.addOperand(MCOperand::createReg(Register)); 473 return Success; 474 } 475 476 static const unsigned QQQDecoderTable[] = { 477 AArch64::Q0_Q1_Q2, AArch64::Q1_Q2_Q3, AArch64::Q2_Q3_Q4, 478 AArch64::Q3_Q4_Q5, AArch64::Q4_Q5_Q6, AArch64::Q5_Q6_Q7, 479 AArch64::Q6_Q7_Q8, AArch64::Q7_Q8_Q9, AArch64::Q8_Q9_Q10, 480 AArch64::Q9_Q10_Q11, AArch64::Q10_Q11_Q12, AArch64::Q11_Q12_Q13, 481 AArch64::Q12_Q13_Q14, AArch64::Q13_Q14_Q15, AArch64::Q14_Q15_Q16, 482 AArch64::Q15_Q16_Q17, AArch64::Q16_Q17_Q18, AArch64::Q17_Q18_Q19, 483 AArch64::Q18_Q19_Q20, AArch64::Q19_Q20_Q21, AArch64::Q20_Q21_Q22, 484 AArch64::Q21_Q22_Q23, AArch64::Q22_Q23_Q24, AArch64::Q23_Q24_Q25, 485 AArch64::Q24_Q25_Q26, AArch64::Q25_Q26_Q27, AArch64::Q26_Q27_Q28, 486 AArch64::Q27_Q28_Q29, AArch64::Q28_Q29_Q30, AArch64::Q29_Q30_Q31, 487 AArch64::Q30_Q31_Q0, AArch64::Q31_Q0_Q1 488 }; 489 490 static DecodeStatus DecodeQQQRegisterClass(MCInst &Inst, unsigned RegNo, 491 uint64_t Addr, const void *Decoder) { 492 if (RegNo > 31) 493 return Fail; 494 unsigned Register = QQQDecoderTable[RegNo]; 495 Inst.addOperand(MCOperand::createReg(Register)); 496 return Success; 497 } 498 499 static const unsigned QQQQDecoderTable[] = { 500 AArch64::Q0_Q1_Q2_Q3, AArch64::Q1_Q2_Q3_Q4, AArch64::Q2_Q3_Q4_Q5, 501 AArch64::Q3_Q4_Q5_Q6, AArch64::Q4_Q5_Q6_Q7, AArch64::Q5_Q6_Q7_Q8, 502 AArch64::Q6_Q7_Q8_Q9, AArch64::Q7_Q8_Q9_Q10, AArch64::Q8_Q9_Q10_Q11, 503 AArch64::Q9_Q10_Q11_Q12, AArch64::Q10_Q11_Q12_Q13, AArch64::Q11_Q12_Q13_Q14, 504 AArch64::Q12_Q13_Q14_Q15, AArch64::Q13_Q14_Q15_Q16, AArch64::Q14_Q15_Q16_Q17, 505 AArch64::Q15_Q16_Q17_Q18, AArch64::Q16_Q17_Q18_Q19, AArch64::Q17_Q18_Q19_Q20, 506 AArch64::Q18_Q19_Q20_Q21, AArch64::Q19_Q20_Q21_Q22, AArch64::Q20_Q21_Q22_Q23, 507 AArch64::Q21_Q22_Q23_Q24, AArch64::Q22_Q23_Q24_Q25, AArch64::Q23_Q24_Q25_Q26, 508 AArch64::Q24_Q25_Q26_Q27, AArch64::Q25_Q26_Q27_Q28, AArch64::Q26_Q27_Q28_Q29, 509 AArch64::Q27_Q28_Q29_Q30, AArch64::Q28_Q29_Q30_Q31, AArch64::Q29_Q30_Q31_Q0, 510 AArch64::Q30_Q31_Q0_Q1, AArch64::Q31_Q0_Q1_Q2 511 }; 512 513 static DecodeStatus DecodeQQQQRegisterClass(MCInst &Inst, unsigned RegNo, 514 uint64_t Addr, 515 const void *Decoder) { 516 if (RegNo > 31) 517 return Fail; 518 unsigned Register = QQQQDecoderTable[RegNo]; 519 Inst.addOperand(MCOperand::createReg(Register)); 520 return Success; 521 } 522 523 static const unsigned DDDecoderTable[] = { 524 AArch64::D0_D1, AArch64::D1_D2, AArch64::D2_D3, AArch64::D3_D4, 525 AArch64::D4_D5, AArch64::D5_D6, AArch64::D6_D7, AArch64::D7_D8, 526 AArch64::D8_D9, AArch64::D9_D10, AArch64::D10_D11, AArch64::D11_D12, 527 AArch64::D12_D13, AArch64::D13_D14, AArch64::D14_D15, AArch64::D15_D16, 528 AArch64::D16_D17, AArch64::D17_D18, AArch64::D18_D19, AArch64::D19_D20, 529 AArch64::D20_D21, AArch64::D21_D22, AArch64::D22_D23, AArch64::D23_D24, 530 AArch64::D24_D25, AArch64::D25_D26, AArch64::D26_D27, AArch64::D27_D28, 531 AArch64::D28_D29, AArch64::D29_D30, AArch64::D30_D31, AArch64::D31_D0 532 }; 533 534 static DecodeStatus DecodeDDRegisterClass(MCInst &Inst, unsigned RegNo, 535 uint64_t Addr, const void *Decoder) { 536 if (RegNo > 31) 537 return Fail; 538 unsigned Register = DDDecoderTable[RegNo]; 539 Inst.addOperand(MCOperand::createReg(Register)); 540 return Success; 541 } 542 543 static const unsigned DDDDecoderTable[] = { 544 AArch64::D0_D1_D2, AArch64::D1_D2_D3, AArch64::D2_D3_D4, 545 AArch64::D3_D4_D5, AArch64::D4_D5_D6, AArch64::D5_D6_D7, 546 AArch64::D6_D7_D8, AArch64::D7_D8_D9, AArch64::D8_D9_D10, 547 AArch64::D9_D10_D11, AArch64::D10_D11_D12, AArch64::D11_D12_D13, 548 AArch64::D12_D13_D14, AArch64::D13_D14_D15, AArch64::D14_D15_D16, 549 AArch64::D15_D16_D17, AArch64::D16_D17_D18, AArch64::D17_D18_D19, 550 AArch64::D18_D19_D20, AArch64::D19_D20_D21, AArch64::D20_D21_D22, 551 AArch64::D21_D22_D23, AArch64::D22_D23_D24, AArch64::D23_D24_D25, 552 AArch64::D24_D25_D26, AArch64::D25_D26_D27, AArch64::D26_D27_D28, 553 AArch64::D27_D28_D29, AArch64::D28_D29_D30, AArch64::D29_D30_D31, 554 AArch64::D30_D31_D0, AArch64::D31_D0_D1 555 }; 556 557 static DecodeStatus DecodeDDDRegisterClass(MCInst &Inst, unsigned RegNo, 558 uint64_t Addr, const void *Decoder) { 559 if (RegNo > 31) 560 return Fail; 561 unsigned Register = DDDDecoderTable[RegNo]; 562 Inst.addOperand(MCOperand::createReg(Register)); 563 return Success; 564 } 565 566 static const unsigned DDDDDecoderTable[] = { 567 AArch64::D0_D1_D2_D3, AArch64::D1_D2_D3_D4, AArch64::D2_D3_D4_D5, 568 AArch64::D3_D4_D5_D6, AArch64::D4_D5_D6_D7, AArch64::D5_D6_D7_D8, 569 AArch64::D6_D7_D8_D9, AArch64::D7_D8_D9_D10, AArch64::D8_D9_D10_D11, 570 AArch64::D9_D10_D11_D12, AArch64::D10_D11_D12_D13, AArch64::D11_D12_D13_D14, 571 AArch64::D12_D13_D14_D15, AArch64::D13_D14_D15_D16, AArch64::D14_D15_D16_D17, 572 AArch64::D15_D16_D17_D18, AArch64::D16_D17_D18_D19, AArch64::D17_D18_D19_D20, 573 AArch64::D18_D19_D20_D21, AArch64::D19_D20_D21_D22, AArch64::D20_D21_D22_D23, 574 AArch64::D21_D22_D23_D24, AArch64::D22_D23_D24_D25, AArch64::D23_D24_D25_D26, 575 AArch64::D24_D25_D26_D27, AArch64::D25_D26_D27_D28, AArch64::D26_D27_D28_D29, 576 AArch64::D27_D28_D29_D30, AArch64::D28_D29_D30_D31, AArch64::D29_D30_D31_D0, 577 AArch64::D30_D31_D0_D1, AArch64::D31_D0_D1_D2 578 }; 579 580 static DecodeStatus DecodeDDDDRegisterClass(MCInst &Inst, unsigned RegNo, 581 uint64_t Addr, 582 const void *Decoder) { 583 if (RegNo > 31) 584 return Fail; 585 unsigned Register = DDDDDecoderTable[RegNo]; 586 Inst.addOperand(MCOperand::createReg(Register)); 587 return Success; 588 } 589 590 static DecodeStatus DecodeFixedPointScaleImm32(llvm::MCInst &Inst, unsigned Imm, 591 uint64_t Addr, 592 const void *Decoder) { 593 // scale{5} is asserted as 1 in tblgen. 594 Imm |= 0x20; 595 Inst.addOperand(MCOperand::createImm(64 - Imm)); 596 return Success; 597 } 598 599 static DecodeStatus DecodeFixedPointScaleImm64(llvm::MCInst &Inst, unsigned Imm, 600 uint64_t Addr, 601 const void *Decoder) { 602 Inst.addOperand(MCOperand::createImm(64 - Imm)); 603 return Success; 604 } 605 606 static DecodeStatus DecodePCRelLabel19(llvm::MCInst &Inst, unsigned Imm, 607 uint64_t Addr, const void *Decoder) { 608 int64_t ImmVal = Imm; 609 const AArch64Disassembler *Dis = 610 static_cast<const AArch64Disassembler *>(Decoder); 611 612 // Sign-extend 19-bit immediate. 613 if (ImmVal & (1 << (19 - 1))) 614 ImmVal |= ~((1LL << 19) - 1); 615 616 if (!Dis->tryAddingSymbolicOperand(Inst, ImmVal * 4, Addr, 617 Inst.getOpcode() != AArch64::LDRXl, 0, 4)) 618 Inst.addOperand(MCOperand::createImm(ImmVal)); 619 return Success; 620 } 621 622 static DecodeStatus DecodeMemExtend(llvm::MCInst &Inst, unsigned Imm, 623 uint64_t Address, const void *Decoder) { 624 Inst.addOperand(MCOperand::createImm((Imm >> 1) & 1)); 625 Inst.addOperand(MCOperand::createImm(Imm & 1)); 626 return Success; 627 } 628 629 static DecodeStatus DecodeMRSSystemRegister(llvm::MCInst &Inst, unsigned Imm, 630 uint64_t Address, 631 const void *Decoder) { 632 Inst.addOperand(MCOperand::createImm(Imm)); 633 634 // Every system register in the encoding space is valid with the syntax 635 // S<op0>_<op1>_<Cn>_<Cm>_<op2>, so decoding system registers always succeeds. 636 return Success; 637 } 638 639 static DecodeStatus DecodeMSRSystemRegister(llvm::MCInst &Inst, unsigned Imm, 640 uint64_t Address, 641 const void *Decoder) { 642 Inst.addOperand(MCOperand::createImm(Imm)); 643 644 return Success; 645 } 646 647 static DecodeStatus DecodeFMOVLaneInstruction(llvm::MCInst &Inst, unsigned Insn, 648 uint64_t Address, 649 const void *Decoder) { 650 // This decoder exists to add the dummy Lane operand to the MCInst, which must 651 // be 1 in assembly but has no other real manifestation. 652 unsigned Rd = fieldFromInstruction(Insn, 0, 5); 653 unsigned Rn = fieldFromInstruction(Insn, 5, 5); 654 unsigned IsToVec = fieldFromInstruction(Insn, 16, 1); 655 656 if (IsToVec) { 657 DecodeFPR128RegisterClass(Inst, Rd, Address, Decoder); 658 DecodeGPR64RegisterClass(Inst, Rn, Address, Decoder); 659 } else { 660 DecodeGPR64RegisterClass(Inst, Rd, Address, Decoder); 661 DecodeFPR128RegisterClass(Inst, Rn, Address, Decoder); 662 } 663 664 // Add the lane 665 Inst.addOperand(MCOperand::createImm(1)); 666 667 return Success; 668 } 669 670 static DecodeStatus DecodeVecShiftRImm(llvm::MCInst &Inst, unsigned Imm, 671 unsigned Add) { 672 Inst.addOperand(MCOperand::createImm(Add - Imm)); 673 return Success; 674 } 675 676 static DecodeStatus DecodeVecShiftLImm(llvm::MCInst &Inst, unsigned Imm, 677 unsigned Add) { 678 Inst.addOperand(MCOperand::createImm((Imm + Add) & (Add - 1))); 679 return Success; 680 } 681 682 static DecodeStatus DecodeVecShiftR64Imm(llvm::MCInst &Inst, unsigned Imm, 683 uint64_t Addr, const void *Decoder) { 684 return DecodeVecShiftRImm(Inst, Imm, 64); 685 } 686 687 static DecodeStatus DecodeVecShiftR64ImmNarrow(llvm::MCInst &Inst, unsigned Imm, 688 uint64_t Addr, 689 const void *Decoder) { 690 return DecodeVecShiftRImm(Inst, Imm | 0x20, 64); 691 } 692 693 static DecodeStatus DecodeVecShiftR32Imm(llvm::MCInst &Inst, unsigned Imm, 694 uint64_t Addr, const void *Decoder) { 695 return DecodeVecShiftRImm(Inst, Imm, 32); 696 } 697 698 static DecodeStatus DecodeVecShiftR32ImmNarrow(llvm::MCInst &Inst, unsigned Imm, 699 uint64_t Addr, 700 const void *Decoder) { 701 return DecodeVecShiftRImm(Inst, Imm | 0x10, 32); 702 } 703 704 static DecodeStatus DecodeVecShiftR16Imm(llvm::MCInst &Inst, unsigned Imm, 705 uint64_t Addr, const void *Decoder) { 706 return DecodeVecShiftRImm(Inst, Imm, 16); 707 } 708 709 static DecodeStatus DecodeVecShiftR16ImmNarrow(llvm::MCInst &Inst, unsigned Imm, 710 uint64_t Addr, 711 const void *Decoder) { 712 return DecodeVecShiftRImm(Inst, Imm | 0x8, 16); 713 } 714 715 static DecodeStatus DecodeVecShiftR8Imm(llvm::MCInst &Inst, unsigned Imm, 716 uint64_t Addr, const void *Decoder) { 717 return DecodeVecShiftRImm(Inst, Imm, 8); 718 } 719 720 static DecodeStatus DecodeVecShiftL64Imm(llvm::MCInst &Inst, unsigned Imm, 721 uint64_t Addr, const void *Decoder) { 722 return DecodeVecShiftLImm(Inst, Imm, 64); 723 } 724 725 static DecodeStatus DecodeVecShiftL32Imm(llvm::MCInst &Inst, unsigned Imm, 726 uint64_t Addr, const void *Decoder) { 727 return DecodeVecShiftLImm(Inst, Imm, 32); 728 } 729 730 static DecodeStatus DecodeVecShiftL16Imm(llvm::MCInst &Inst, unsigned Imm, 731 uint64_t Addr, const void *Decoder) { 732 return DecodeVecShiftLImm(Inst, Imm, 16); 733 } 734 735 static DecodeStatus DecodeVecShiftL8Imm(llvm::MCInst &Inst, unsigned Imm, 736 uint64_t Addr, const void *Decoder) { 737 return DecodeVecShiftLImm(Inst, Imm, 8); 738 } 739 740 static DecodeStatus DecodeThreeAddrSRegInstruction(llvm::MCInst &Inst, 741 uint32_t insn, uint64_t Addr, 742 const void *Decoder) { 743 unsigned Rd = fieldFromInstruction(insn, 0, 5); 744 unsigned Rn = fieldFromInstruction(insn, 5, 5); 745 unsigned Rm = fieldFromInstruction(insn, 16, 5); 746 unsigned shiftHi = fieldFromInstruction(insn, 22, 2); 747 unsigned shiftLo = fieldFromInstruction(insn, 10, 6); 748 unsigned shift = (shiftHi << 6) | shiftLo; 749 switch (Inst.getOpcode()) { 750 default: 751 return Fail; 752 case AArch64::ADDWrs: 753 case AArch64::ADDSWrs: 754 case AArch64::SUBWrs: 755 case AArch64::SUBSWrs: 756 // if shift == '11' then ReservedValue() 757 if (shiftHi == 0x3) 758 return Fail; 759 // Deliberate fallthrough 760 case AArch64::ANDWrs: 761 case AArch64::ANDSWrs: 762 case AArch64::BICWrs: 763 case AArch64::BICSWrs: 764 case AArch64::ORRWrs: 765 case AArch64::ORNWrs: 766 case AArch64::EORWrs: 767 case AArch64::EONWrs: { 768 // if sf == '0' and imm6<5> == '1' then ReservedValue() 769 if (shiftLo >> 5 == 1) 770 return Fail; 771 DecodeGPR32RegisterClass(Inst, Rd, Addr, Decoder); 772 DecodeGPR32RegisterClass(Inst, Rn, Addr, Decoder); 773 DecodeGPR32RegisterClass(Inst, Rm, Addr, Decoder); 774 break; 775 } 776 case AArch64::ADDXrs: 777 case AArch64::ADDSXrs: 778 case AArch64::SUBXrs: 779 case AArch64::SUBSXrs: 780 // if shift == '11' then ReservedValue() 781 if (shiftHi == 0x3) 782 return Fail; 783 // Deliberate fallthrough 784 case AArch64::ANDXrs: 785 case AArch64::ANDSXrs: 786 case AArch64::BICXrs: 787 case AArch64::BICSXrs: 788 case AArch64::ORRXrs: 789 case AArch64::ORNXrs: 790 case AArch64::EORXrs: 791 case AArch64::EONXrs: 792 DecodeGPR64RegisterClass(Inst, Rd, Addr, Decoder); 793 DecodeGPR64RegisterClass(Inst, Rn, Addr, Decoder); 794 DecodeGPR64RegisterClass(Inst, Rm, Addr, Decoder); 795 break; 796 } 797 798 Inst.addOperand(MCOperand::createImm(shift)); 799 return Success; 800 } 801 802 static DecodeStatus DecodeMoveImmInstruction(llvm::MCInst &Inst, uint32_t insn, 803 uint64_t Addr, 804 const void *Decoder) { 805 unsigned Rd = fieldFromInstruction(insn, 0, 5); 806 unsigned imm = fieldFromInstruction(insn, 5, 16); 807 unsigned shift = fieldFromInstruction(insn, 21, 2); 808 shift <<= 4; 809 switch (Inst.getOpcode()) { 810 default: 811 return Fail; 812 case AArch64::MOVZWi: 813 case AArch64::MOVNWi: 814 case AArch64::MOVKWi: 815 if (shift & (1U << 5)) 816 return Fail; 817 DecodeGPR32RegisterClass(Inst, Rd, Addr, Decoder); 818 break; 819 case AArch64::MOVZXi: 820 case AArch64::MOVNXi: 821 case AArch64::MOVKXi: 822 DecodeGPR64RegisterClass(Inst, Rd, Addr, Decoder); 823 break; 824 } 825 826 if (Inst.getOpcode() == AArch64::MOVKWi || 827 Inst.getOpcode() == AArch64::MOVKXi) 828 Inst.addOperand(Inst.getOperand(0)); 829 830 Inst.addOperand(MCOperand::createImm(imm)); 831 Inst.addOperand(MCOperand::createImm(shift)); 832 return Success; 833 } 834 835 static DecodeStatus DecodeUnsignedLdStInstruction(llvm::MCInst &Inst, 836 uint32_t insn, uint64_t Addr, 837 const void *Decoder) { 838 unsigned Rt = fieldFromInstruction(insn, 0, 5); 839 unsigned Rn = fieldFromInstruction(insn, 5, 5); 840 unsigned offset = fieldFromInstruction(insn, 10, 12); 841 const AArch64Disassembler *Dis = 842 static_cast<const AArch64Disassembler *>(Decoder); 843 844 switch (Inst.getOpcode()) { 845 default: 846 return Fail; 847 case AArch64::PRFMui: 848 // Rt is an immediate in prefetch. 849 Inst.addOperand(MCOperand::createImm(Rt)); 850 break; 851 case AArch64::STRBBui: 852 case AArch64::LDRBBui: 853 case AArch64::LDRSBWui: 854 case AArch64::STRHHui: 855 case AArch64::LDRHHui: 856 case AArch64::LDRSHWui: 857 case AArch64::STRWui: 858 case AArch64::LDRWui: 859 DecodeGPR32RegisterClass(Inst, Rt, Addr, Decoder); 860 break; 861 case AArch64::LDRSBXui: 862 case AArch64::LDRSHXui: 863 case AArch64::LDRSWui: 864 case AArch64::STRXui: 865 case AArch64::LDRXui: 866 DecodeGPR64RegisterClass(Inst, Rt, Addr, Decoder); 867 break; 868 case AArch64::LDRQui: 869 case AArch64::STRQui: 870 DecodeFPR128RegisterClass(Inst, Rt, Addr, Decoder); 871 break; 872 case AArch64::LDRDui: 873 case AArch64::STRDui: 874 DecodeFPR64RegisterClass(Inst, Rt, Addr, Decoder); 875 break; 876 case AArch64::LDRSui: 877 case AArch64::STRSui: 878 DecodeFPR32RegisterClass(Inst, Rt, Addr, Decoder); 879 break; 880 case AArch64::LDRHui: 881 case AArch64::STRHui: 882 DecodeFPR16RegisterClass(Inst, Rt, Addr, Decoder); 883 break; 884 case AArch64::LDRBui: 885 case AArch64::STRBui: 886 DecodeFPR8RegisterClass(Inst, Rt, Addr, Decoder); 887 break; 888 } 889 890 DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder); 891 if (!Dis->tryAddingSymbolicOperand(Inst, offset, Addr, Fail, 0, 4)) 892 Inst.addOperand(MCOperand::createImm(offset)); 893 return Success; 894 } 895 896 static DecodeStatus DecodeSignedLdStInstruction(llvm::MCInst &Inst, 897 uint32_t insn, uint64_t Addr, 898 const void *Decoder) { 899 unsigned Rt = fieldFromInstruction(insn, 0, 5); 900 unsigned Rn = fieldFromInstruction(insn, 5, 5); 901 int64_t offset = fieldFromInstruction(insn, 12, 9); 902 903 // offset is a 9-bit signed immediate, so sign extend it to 904 // fill the unsigned. 905 if (offset & (1 << (9 - 1))) 906 offset |= ~((1LL << 9) - 1); 907 908 // First operand is always the writeback to the address register, if needed. 909 switch (Inst.getOpcode()) { 910 default: 911 break; 912 case AArch64::LDRSBWpre: 913 case AArch64::LDRSHWpre: 914 case AArch64::STRBBpre: 915 case AArch64::LDRBBpre: 916 case AArch64::STRHHpre: 917 case AArch64::LDRHHpre: 918 case AArch64::STRWpre: 919 case AArch64::LDRWpre: 920 case AArch64::LDRSBWpost: 921 case AArch64::LDRSHWpost: 922 case AArch64::STRBBpost: 923 case AArch64::LDRBBpost: 924 case AArch64::STRHHpost: 925 case AArch64::LDRHHpost: 926 case AArch64::STRWpost: 927 case AArch64::LDRWpost: 928 case AArch64::LDRSBXpre: 929 case AArch64::LDRSHXpre: 930 case AArch64::STRXpre: 931 case AArch64::LDRSWpre: 932 case AArch64::LDRXpre: 933 case AArch64::LDRSBXpost: 934 case AArch64::LDRSHXpost: 935 case AArch64::STRXpost: 936 case AArch64::LDRSWpost: 937 case AArch64::LDRXpost: 938 case AArch64::LDRQpre: 939 case AArch64::STRQpre: 940 case AArch64::LDRQpost: 941 case AArch64::STRQpost: 942 case AArch64::LDRDpre: 943 case AArch64::STRDpre: 944 case AArch64::LDRDpost: 945 case AArch64::STRDpost: 946 case AArch64::LDRSpre: 947 case AArch64::STRSpre: 948 case AArch64::LDRSpost: 949 case AArch64::STRSpost: 950 case AArch64::LDRHpre: 951 case AArch64::STRHpre: 952 case AArch64::LDRHpost: 953 case AArch64::STRHpost: 954 case AArch64::LDRBpre: 955 case AArch64::STRBpre: 956 case AArch64::LDRBpost: 957 case AArch64::STRBpost: 958 DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder); 959 break; 960 } 961 962 switch (Inst.getOpcode()) { 963 default: 964 return Fail; 965 case AArch64::PRFUMi: 966 // Rt is an immediate in prefetch. 967 Inst.addOperand(MCOperand::createImm(Rt)); 968 break; 969 case AArch64::STURBBi: 970 case AArch64::LDURBBi: 971 case AArch64::LDURSBWi: 972 case AArch64::STURHHi: 973 case AArch64::LDURHHi: 974 case AArch64::LDURSHWi: 975 case AArch64::STURWi: 976 case AArch64::LDURWi: 977 case AArch64::LDTRSBWi: 978 case AArch64::LDTRSHWi: 979 case AArch64::STTRWi: 980 case AArch64::LDTRWi: 981 case AArch64::STTRHi: 982 case AArch64::LDTRHi: 983 case AArch64::LDTRBi: 984 case AArch64::STTRBi: 985 case AArch64::LDRSBWpre: 986 case AArch64::LDRSHWpre: 987 case AArch64::STRBBpre: 988 case AArch64::LDRBBpre: 989 case AArch64::STRHHpre: 990 case AArch64::LDRHHpre: 991 case AArch64::STRWpre: 992 case AArch64::LDRWpre: 993 case AArch64::LDRSBWpost: 994 case AArch64::LDRSHWpost: 995 case AArch64::STRBBpost: 996 case AArch64::LDRBBpost: 997 case AArch64::STRHHpost: 998 case AArch64::LDRHHpost: 999 case AArch64::STRWpost: 1000 case AArch64::LDRWpost: 1001 DecodeGPR32RegisterClass(Inst, Rt, Addr, Decoder); 1002 break; 1003 case AArch64::LDURSBXi: 1004 case AArch64::LDURSHXi: 1005 case AArch64::LDURSWi: 1006 case AArch64::STURXi: 1007 case AArch64::LDURXi: 1008 case AArch64::LDTRSBXi: 1009 case AArch64::LDTRSHXi: 1010 case AArch64::LDTRSWi: 1011 case AArch64::STTRXi: 1012 case AArch64::LDTRXi: 1013 case AArch64::LDRSBXpre: 1014 case AArch64::LDRSHXpre: 1015 case AArch64::STRXpre: 1016 case AArch64::LDRSWpre: 1017 case AArch64::LDRXpre: 1018 case AArch64::LDRSBXpost: 1019 case AArch64::LDRSHXpost: 1020 case AArch64::STRXpost: 1021 case AArch64::LDRSWpost: 1022 case AArch64::LDRXpost: 1023 DecodeGPR64RegisterClass(Inst, Rt, Addr, Decoder); 1024 break; 1025 case AArch64::LDURQi: 1026 case AArch64::STURQi: 1027 case AArch64::LDRQpre: 1028 case AArch64::STRQpre: 1029 case AArch64::LDRQpost: 1030 case AArch64::STRQpost: 1031 DecodeFPR128RegisterClass(Inst, Rt, Addr, Decoder); 1032 break; 1033 case AArch64::LDURDi: 1034 case AArch64::STURDi: 1035 case AArch64::LDRDpre: 1036 case AArch64::STRDpre: 1037 case AArch64::LDRDpost: 1038 case AArch64::STRDpost: 1039 DecodeFPR64RegisterClass(Inst, Rt, Addr, Decoder); 1040 break; 1041 case AArch64::LDURSi: 1042 case AArch64::STURSi: 1043 case AArch64::LDRSpre: 1044 case AArch64::STRSpre: 1045 case AArch64::LDRSpost: 1046 case AArch64::STRSpost: 1047 DecodeFPR32RegisterClass(Inst, Rt, Addr, Decoder); 1048 break; 1049 case AArch64::LDURHi: 1050 case AArch64::STURHi: 1051 case AArch64::LDRHpre: 1052 case AArch64::STRHpre: 1053 case AArch64::LDRHpost: 1054 case AArch64::STRHpost: 1055 DecodeFPR16RegisterClass(Inst, Rt, Addr, Decoder); 1056 break; 1057 case AArch64::LDURBi: 1058 case AArch64::STURBi: 1059 case AArch64::LDRBpre: 1060 case AArch64::STRBpre: 1061 case AArch64::LDRBpost: 1062 case AArch64::STRBpost: 1063 DecodeFPR8RegisterClass(Inst, Rt, Addr, Decoder); 1064 break; 1065 } 1066 1067 DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder); 1068 Inst.addOperand(MCOperand::createImm(offset)); 1069 1070 bool IsLoad = fieldFromInstruction(insn, 22, 1); 1071 bool IsIndexed = fieldFromInstruction(insn, 10, 2) != 0; 1072 bool IsFP = fieldFromInstruction(insn, 26, 1); 1073 1074 // Cannot write back to a transfer register (but xzr != sp). 1075 if (IsLoad && IsIndexed && !IsFP && Rn != 31 && Rt == Rn) 1076 return SoftFail; 1077 1078 return Success; 1079 } 1080 1081 static DecodeStatus DecodeExclusiveLdStInstruction(llvm::MCInst &Inst, 1082 uint32_t insn, uint64_t Addr, 1083 const void *Decoder) { 1084 unsigned Rt = fieldFromInstruction(insn, 0, 5); 1085 unsigned Rn = fieldFromInstruction(insn, 5, 5); 1086 unsigned Rt2 = fieldFromInstruction(insn, 10, 5); 1087 unsigned Rs = fieldFromInstruction(insn, 16, 5); 1088 1089 unsigned Opcode = Inst.getOpcode(); 1090 switch (Opcode) { 1091 default: 1092 return Fail; 1093 case AArch64::STLXRW: 1094 case AArch64::STLXRB: 1095 case AArch64::STLXRH: 1096 case AArch64::STXRW: 1097 case AArch64::STXRB: 1098 case AArch64::STXRH: 1099 DecodeGPR32RegisterClass(Inst, Rs, Addr, Decoder); 1100 // FALLTHROUGH 1101 case AArch64::LDARW: 1102 case AArch64::LDARB: 1103 case AArch64::LDARH: 1104 case AArch64::LDAXRW: 1105 case AArch64::LDAXRB: 1106 case AArch64::LDAXRH: 1107 case AArch64::LDXRW: 1108 case AArch64::LDXRB: 1109 case AArch64::LDXRH: 1110 case AArch64::STLRW: 1111 case AArch64::STLRB: 1112 case AArch64::STLRH: 1113 case AArch64::STLLRW: 1114 case AArch64::STLLRB: 1115 case AArch64::STLLRH: 1116 case AArch64::LDLARW: 1117 case AArch64::LDLARB: 1118 case AArch64::LDLARH: 1119 DecodeGPR32RegisterClass(Inst, Rt, Addr, Decoder); 1120 break; 1121 case AArch64::STLXRX: 1122 case AArch64::STXRX: 1123 DecodeGPR32RegisterClass(Inst, Rs, Addr, Decoder); 1124 // FALLTHROUGH 1125 case AArch64::LDARX: 1126 case AArch64::LDAXRX: 1127 case AArch64::LDXRX: 1128 case AArch64::STLRX: 1129 case AArch64::LDLARX: 1130 case AArch64::STLLRX: 1131 DecodeGPR64RegisterClass(Inst, Rt, Addr, Decoder); 1132 break; 1133 case AArch64::STLXPW: 1134 case AArch64::STXPW: 1135 DecodeGPR32RegisterClass(Inst, Rs, Addr, Decoder); 1136 // FALLTHROUGH 1137 case AArch64::LDAXPW: 1138 case AArch64::LDXPW: 1139 DecodeGPR32RegisterClass(Inst, Rt, Addr, Decoder); 1140 DecodeGPR32RegisterClass(Inst, Rt2, Addr, Decoder); 1141 break; 1142 case AArch64::STLXPX: 1143 case AArch64::STXPX: 1144 DecodeGPR32RegisterClass(Inst, Rs, Addr, Decoder); 1145 // FALLTHROUGH 1146 case AArch64::LDAXPX: 1147 case AArch64::LDXPX: 1148 DecodeGPR64RegisterClass(Inst, Rt, Addr, Decoder); 1149 DecodeGPR64RegisterClass(Inst, Rt2, Addr, Decoder); 1150 break; 1151 } 1152 1153 DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder); 1154 1155 // You shouldn't load to the same register twice in an instruction... 1156 if ((Opcode == AArch64::LDAXPW || Opcode == AArch64::LDXPW || 1157 Opcode == AArch64::LDAXPX || Opcode == AArch64::LDXPX) && 1158 Rt == Rt2) 1159 return SoftFail; 1160 1161 return Success; 1162 } 1163 1164 static DecodeStatus DecodePairLdStInstruction(llvm::MCInst &Inst, uint32_t insn, 1165 uint64_t Addr, 1166 const void *Decoder) { 1167 unsigned Rt = fieldFromInstruction(insn, 0, 5); 1168 unsigned Rn = fieldFromInstruction(insn, 5, 5); 1169 unsigned Rt2 = fieldFromInstruction(insn, 10, 5); 1170 int64_t offset = fieldFromInstruction(insn, 15, 7); 1171 bool IsLoad = fieldFromInstruction(insn, 22, 1); 1172 1173 // offset is a 7-bit signed immediate, so sign extend it to 1174 // fill the unsigned. 1175 if (offset & (1 << (7 - 1))) 1176 offset |= ~((1LL << 7) - 1); 1177 1178 unsigned Opcode = Inst.getOpcode(); 1179 bool NeedsDisjointWritebackTransfer = false; 1180 1181 // First operand is always writeback of base register. 1182 switch (Opcode) { 1183 default: 1184 break; 1185 case AArch64::LDPXpost: 1186 case AArch64::STPXpost: 1187 case AArch64::LDPSWpost: 1188 case AArch64::LDPXpre: 1189 case AArch64::STPXpre: 1190 case AArch64::LDPSWpre: 1191 case AArch64::LDPWpost: 1192 case AArch64::STPWpost: 1193 case AArch64::LDPWpre: 1194 case AArch64::STPWpre: 1195 case AArch64::LDPQpost: 1196 case AArch64::STPQpost: 1197 case AArch64::LDPQpre: 1198 case AArch64::STPQpre: 1199 case AArch64::LDPDpost: 1200 case AArch64::STPDpost: 1201 case AArch64::LDPDpre: 1202 case AArch64::STPDpre: 1203 case AArch64::LDPSpost: 1204 case AArch64::STPSpost: 1205 case AArch64::LDPSpre: 1206 case AArch64::STPSpre: 1207 DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder); 1208 break; 1209 } 1210 1211 switch (Opcode) { 1212 default: 1213 return Fail; 1214 case AArch64::LDPXpost: 1215 case AArch64::STPXpost: 1216 case AArch64::LDPSWpost: 1217 case AArch64::LDPXpre: 1218 case AArch64::STPXpre: 1219 case AArch64::LDPSWpre: 1220 NeedsDisjointWritebackTransfer = true; 1221 // Fallthrough 1222 case AArch64::LDNPXi: 1223 case AArch64::STNPXi: 1224 case AArch64::LDPXi: 1225 case AArch64::STPXi: 1226 case AArch64::LDPSWi: 1227 DecodeGPR64RegisterClass(Inst, Rt, Addr, Decoder); 1228 DecodeGPR64RegisterClass(Inst, Rt2, Addr, Decoder); 1229 break; 1230 case AArch64::LDPWpost: 1231 case AArch64::STPWpost: 1232 case AArch64::LDPWpre: 1233 case AArch64::STPWpre: 1234 NeedsDisjointWritebackTransfer = true; 1235 // Fallthrough 1236 case AArch64::LDNPWi: 1237 case AArch64::STNPWi: 1238 case AArch64::LDPWi: 1239 case AArch64::STPWi: 1240 DecodeGPR32RegisterClass(Inst, Rt, Addr, Decoder); 1241 DecodeGPR32RegisterClass(Inst, Rt2, Addr, Decoder); 1242 break; 1243 case AArch64::LDNPQi: 1244 case AArch64::STNPQi: 1245 case AArch64::LDPQpost: 1246 case AArch64::STPQpost: 1247 case AArch64::LDPQi: 1248 case AArch64::STPQi: 1249 case AArch64::LDPQpre: 1250 case AArch64::STPQpre: 1251 DecodeFPR128RegisterClass(Inst, Rt, Addr, Decoder); 1252 DecodeFPR128RegisterClass(Inst, Rt2, Addr, Decoder); 1253 break; 1254 case AArch64::LDNPDi: 1255 case AArch64::STNPDi: 1256 case AArch64::LDPDpost: 1257 case AArch64::STPDpost: 1258 case AArch64::LDPDi: 1259 case AArch64::STPDi: 1260 case AArch64::LDPDpre: 1261 case AArch64::STPDpre: 1262 DecodeFPR64RegisterClass(Inst, Rt, Addr, Decoder); 1263 DecodeFPR64RegisterClass(Inst, Rt2, Addr, Decoder); 1264 break; 1265 case AArch64::LDNPSi: 1266 case AArch64::STNPSi: 1267 case AArch64::LDPSpost: 1268 case AArch64::STPSpost: 1269 case AArch64::LDPSi: 1270 case AArch64::STPSi: 1271 case AArch64::LDPSpre: 1272 case AArch64::STPSpre: 1273 DecodeFPR32RegisterClass(Inst, Rt, Addr, Decoder); 1274 DecodeFPR32RegisterClass(Inst, Rt2, Addr, Decoder); 1275 break; 1276 } 1277 1278 DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder); 1279 Inst.addOperand(MCOperand::createImm(offset)); 1280 1281 // You shouldn't load to the same register twice in an instruction... 1282 if (IsLoad && Rt == Rt2) 1283 return SoftFail; 1284 1285 // ... or do any operation that writes-back to a transfer register. But note 1286 // that "stp xzr, xzr, [sp], #4" is fine because xzr and sp are different. 1287 if (NeedsDisjointWritebackTransfer && Rn != 31 && (Rt == Rn || Rt2 == Rn)) 1288 return SoftFail; 1289 1290 return Success; 1291 } 1292 1293 static DecodeStatus DecodeAddSubERegInstruction(llvm::MCInst &Inst, 1294 uint32_t insn, uint64_t Addr, 1295 const void *Decoder) { 1296 unsigned Rd = fieldFromInstruction(insn, 0, 5); 1297 unsigned Rn = fieldFromInstruction(insn, 5, 5); 1298 unsigned Rm = fieldFromInstruction(insn, 16, 5); 1299 unsigned extend = fieldFromInstruction(insn, 10, 6); 1300 1301 unsigned shift = extend & 0x7; 1302 if (shift > 4) 1303 return Fail; 1304 1305 switch (Inst.getOpcode()) { 1306 default: 1307 return Fail; 1308 case AArch64::ADDWrx: 1309 case AArch64::SUBWrx: 1310 DecodeGPR32spRegisterClass(Inst, Rd, Addr, Decoder); 1311 DecodeGPR32spRegisterClass(Inst, Rn, Addr, Decoder); 1312 DecodeGPR32RegisterClass(Inst, Rm, Addr, Decoder); 1313 break; 1314 case AArch64::ADDSWrx: 1315 case AArch64::SUBSWrx: 1316 DecodeGPR32RegisterClass(Inst, Rd, Addr, Decoder); 1317 DecodeGPR32spRegisterClass(Inst, Rn, Addr, Decoder); 1318 DecodeGPR32RegisterClass(Inst, Rm, Addr, Decoder); 1319 break; 1320 case AArch64::ADDXrx: 1321 case AArch64::SUBXrx: 1322 DecodeGPR64spRegisterClass(Inst, Rd, Addr, Decoder); 1323 DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder); 1324 DecodeGPR32RegisterClass(Inst, Rm, Addr, Decoder); 1325 break; 1326 case AArch64::ADDSXrx: 1327 case AArch64::SUBSXrx: 1328 DecodeGPR64RegisterClass(Inst, Rd, Addr, Decoder); 1329 DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder); 1330 DecodeGPR32RegisterClass(Inst, Rm, Addr, Decoder); 1331 break; 1332 case AArch64::ADDXrx64: 1333 case AArch64::SUBXrx64: 1334 DecodeGPR64spRegisterClass(Inst, Rd, Addr, Decoder); 1335 DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder); 1336 DecodeGPR64RegisterClass(Inst, Rm, Addr, Decoder); 1337 break; 1338 case AArch64::SUBSXrx64: 1339 case AArch64::ADDSXrx64: 1340 DecodeGPR64RegisterClass(Inst, Rd, Addr, Decoder); 1341 DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder); 1342 DecodeGPR64RegisterClass(Inst, Rm, Addr, Decoder); 1343 break; 1344 } 1345 1346 Inst.addOperand(MCOperand::createImm(extend)); 1347 return Success; 1348 } 1349 1350 static DecodeStatus DecodeLogicalImmInstruction(llvm::MCInst &Inst, 1351 uint32_t insn, uint64_t Addr, 1352 const void *Decoder) { 1353 unsigned Rd = fieldFromInstruction(insn, 0, 5); 1354 unsigned Rn = fieldFromInstruction(insn, 5, 5); 1355 unsigned Datasize = fieldFromInstruction(insn, 31, 1); 1356 unsigned imm; 1357 1358 if (Datasize) { 1359 if (Inst.getOpcode() == AArch64::ANDSXri) 1360 DecodeGPR64RegisterClass(Inst, Rd, Addr, Decoder); 1361 else 1362 DecodeGPR64spRegisterClass(Inst, Rd, Addr, Decoder); 1363 DecodeGPR64RegisterClass(Inst, Rn, Addr, Decoder); 1364 imm = fieldFromInstruction(insn, 10, 13); 1365 if (!AArch64_AM::isValidDecodeLogicalImmediate(imm, 64)) 1366 return Fail; 1367 } else { 1368 if (Inst.getOpcode() == AArch64::ANDSWri) 1369 DecodeGPR32RegisterClass(Inst, Rd, Addr, Decoder); 1370 else 1371 DecodeGPR32spRegisterClass(Inst, Rd, Addr, Decoder); 1372 DecodeGPR32RegisterClass(Inst, Rn, Addr, Decoder); 1373 imm = fieldFromInstruction(insn, 10, 12); 1374 if (!AArch64_AM::isValidDecodeLogicalImmediate(imm, 32)) 1375 return Fail; 1376 } 1377 Inst.addOperand(MCOperand::createImm(imm)); 1378 return Success; 1379 } 1380 1381 static DecodeStatus DecodeModImmInstruction(llvm::MCInst &Inst, uint32_t insn, 1382 uint64_t Addr, 1383 const void *Decoder) { 1384 unsigned Rd = fieldFromInstruction(insn, 0, 5); 1385 unsigned cmode = fieldFromInstruction(insn, 12, 4); 1386 unsigned imm = fieldFromInstruction(insn, 16, 3) << 5; 1387 imm |= fieldFromInstruction(insn, 5, 5); 1388 1389 if (Inst.getOpcode() == AArch64::MOVID) 1390 DecodeFPR64RegisterClass(Inst, Rd, Addr, Decoder); 1391 else 1392 DecodeVectorRegisterClass(Inst, Rd, Addr, Decoder); 1393 1394 Inst.addOperand(MCOperand::createImm(imm)); 1395 1396 switch (Inst.getOpcode()) { 1397 default: 1398 break; 1399 case AArch64::MOVIv4i16: 1400 case AArch64::MOVIv8i16: 1401 case AArch64::MVNIv4i16: 1402 case AArch64::MVNIv8i16: 1403 case AArch64::MOVIv2i32: 1404 case AArch64::MOVIv4i32: 1405 case AArch64::MVNIv2i32: 1406 case AArch64::MVNIv4i32: 1407 Inst.addOperand(MCOperand::createImm((cmode & 6) << 2)); 1408 break; 1409 case AArch64::MOVIv2s_msl: 1410 case AArch64::MOVIv4s_msl: 1411 case AArch64::MVNIv2s_msl: 1412 case AArch64::MVNIv4s_msl: 1413 Inst.addOperand(MCOperand::createImm(cmode & 1 ? 0x110 : 0x108)); 1414 break; 1415 } 1416 1417 return Success; 1418 } 1419 1420 static DecodeStatus DecodeModImmTiedInstruction(llvm::MCInst &Inst, 1421 uint32_t insn, uint64_t Addr, 1422 const void *Decoder) { 1423 unsigned Rd = fieldFromInstruction(insn, 0, 5); 1424 unsigned cmode = fieldFromInstruction(insn, 12, 4); 1425 unsigned imm = fieldFromInstruction(insn, 16, 3) << 5; 1426 imm |= fieldFromInstruction(insn, 5, 5); 1427 1428 // Tied operands added twice. 1429 DecodeVectorRegisterClass(Inst, Rd, Addr, Decoder); 1430 DecodeVectorRegisterClass(Inst, Rd, Addr, Decoder); 1431 1432 Inst.addOperand(MCOperand::createImm(imm)); 1433 Inst.addOperand(MCOperand::createImm((cmode & 6) << 2)); 1434 1435 return Success; 1436 } 1437 1438 static DecodeStatus DecodeAdrInstruction(llvm::MCInst &Inst, uint32_t insn, 1439 uint64_t Addr, const void *Decoder) { 1440 unsigned Rd = fieldFromInstruction(insn, 0, 5); 1441 int64_t imm = fieldFromInstruction(insn, 5, 19) << 2; 1442 imm |= fieldFromInstruction(insn, 29, 2); 1443 const AArch64Disassembler *Dis = 1444 static_cast<const AArch64Disassembler *>(Decoder); 1445 1446 // Sign-extend the 21-bit immediate. 1447 if (imm & (1 << (21 - 1))) 1448 imm |= ~((1LL << 21) - 1); 1449 1450 DecodeGPR64RegisterClass(Inst, Rd, Addr, Decoder); 1451 if (!Dis->tryAddingSymbolicOperand(Inst, imm, Addr, Fail, 0, 4)) 1452 Inst.addOperand(MCOperand::createImm(imm)); 1453 1454 return Success; 1455 } 1456 1457 static DecodeStatus DecodeBaseAddSubImm(llvm::MCInst &Inst, uint32_t insn, 1458 uint64_t Addr, const void *Decoder) { 1459 unsigned Rd = fieldFromInstruction(insn, 0, 5); 1460 unsigned Rn = fieldFromInstruction(insn, 5, 5); 1461 unsigned Imm = fieldFromInstruction(insn, 10, 14); 1462 unsigned S = fieldFromInstruction(insn, 29, 1); 1463 unsigned Datasize = fieldFromInstruction(insn, 31, 1); 1464 1465 unsigned ShifterVal = (Imm >> 12) & 3; 1466 unsigned ImmVal = Imm & 0xFFF; 1467 const AArch64Disassembler *Dis = 1468 static_cast<const AArch64Disassembler *>(Decoder); 1469 1470 if (ShifterVal != 0 && ShifterVal != 1) 1471 return Fail; 1472 1473 if (Datasize) { 1474 if (Rd == 31 && !S) 1475 DecodeGPR64spRegisterClass(Inst, Rd, Addr, Decoder); 1476 else 1477 DecodeGPR64RegisterClass(Inst, Rd, Addr, Decoder); 1478 DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder); 1479 } else { 1480 if (Rd == 31 && !S) 1481 DecodeGPR32spRegisterClass(Inst, Rd, Addr, Decoder); 1482 else 1483 DecodeGPR32RegisterClass(Inst, Rd, Addr, Decoder); 1484 DecodeGPR32spRegisterClass(Inst, Rn, Addr, Decoder); 1485 } 1486 1487 if (!Dis->tryAddingSymbolicOperand(Inst, Imm, Addr, Fail, 0, 4)) 1488 Inst.addOperand(MCOperand::createImm(ImmVal)); 1489 Inst.addOperand(MCOperand::createImm(12 * ShifterVal)); 1490 return Success; 1491 } 1492 1493 static DecodeStatus DecodeUnconditionalBranch(llvm::MCInst &Inst, uint32_t insn, 1494 uint64_t Addr, 1495 const void *Decoder) { 1496 int64_t imm = fieldFromInstruction(insn, 0, 26); 1497 const AArch64Disassembler *Dis = 1498 static_cast<const AArch64Disassembler *>(Decoder); 1499 1500 // Sign-extend the 26-bit immediate. 1501 if (imm & (1 << (26 - 1))) 1502 imm |= ~((1LL << 26) - 1); 1503 1504 if (!Dis->tryAddingSymbolicOperand(Inst, imm * 4, Addr, true, 0, 4)) 1505 Inst.addOperand(MCOperand::createImm(imm)); 1506 1507 return Success; 1508 } 1509 1510 static DecodeStatus DecodeSystemPStateInstruction(llvm::MCInst &Inst, 1511 uint32_t insn, uint64_t Addr, 1512 const void *Decoder) { 1513 uint64_t op1 = fieldFromInstruction(insn, 16, 3); 1514 uint64_t op2 = fieldFromInstruction(insn, 5, 3); 1515 uint64_t crm = fieldFromInstruction(insn, 8, 4); 1516 1517 uint64_t pstate_field = (op1 << 3) | op2; 1518 1519 if ((pstate_field == AArch64PState::PAN || 1520 pstate_field == AArch64PState::UAO) && crm > 1) 1521 return Fail; 1522 1523 Inst.addOperand(MCOperand::createImm(pstate_field)); 1524 Inst.addOperand(MCOperand::createImm(crm)); 1525 1526 const AArch64Disassembler *Dis = 1527 static_cast<const AArch64Disassembler *>(Decoder); 1528 auto PState = AArch64PState::lookupPStateByEncoding(pstate_field); 1529 if (PState && PState->haveFeatures(Dis->getSubtargetInfo().getFeatureBits())) 1530 return Success; 1531 return Fail; 1532 } 1533 1534 static DecodeStatus DecodeTestAndBranch(llvm::MCInst &Inst, uint32_t insn, 1535 uint64_t Addr, const void *Decoder) { 1536 uint64_t Rt = fieldFromInstruction(insn, 0, 5); 1537 uint64_t bit = fieldFromInstruction(insn, 31, 1) << 5; 1538 bit |= fieldFromInstruction(insn, 19, 5); 1539 int64_t dst = fieldFromInstruction(insn, 5, 14); 1540 const AArch64Disassembler *Dis = 1541 static_cast<const AArch64Disassembler *>(Decoder); 1542 1543 // Sign-extend 14-bit immediate. 1544 if (dst & (1 << (14 - 1))) 1545 dst |= ~((1LL << 14) - 1); 1546 1547 if (fieldFromInstruction(insn, 31, 1) == 0) 1548 DecodeGPR32RegisterClass(Inst, Rt, Addr, Decoder); 1549 else 1550 DecodeGPR64RegisterClass(Inst, Rt, Addr, Decoder); 1551 Inst.addOperand(MCOperand::createImm(bit)); 1552 if (!Dis->tryAddingSymbolicOperand(Inst, dst * 4, Addr, true, 0, 4)) 1553 Inst.addOperand(MCOperand::createImm(dst)); 1554 1555 return Success; 1556 } 1557 1558 static DecodeStatus DecodeGPRSeqPairsClassRegisterClass(MCInst &Inst, 1559 unsigned RegClassID, 1560 unsigned RegNo, 1561 uint64_t Addr, 1562 const void *Decoder) { 1563 // Register number must be even (see CASP instruction) 1564 if (RegNo & 0x1) 1565 return Fail; 1566 1567 unsigned Register = AArch64MCRegisterClasses[RegClassID].getRegister(RegNo); 1568 Inst.addOperand(MCOperand::createReg(Register)); 1569 return Success; 1570 } 1571 1572 static DecodeStatus DecodeWSeqPairsClassRegisterClass(MCInst &Inst, 1573 unsigned RegNo, 1574 uint64_t Addr, 1575 const void *Decoder) { 1576 return DecodeGPRSeqPairsClassRegisterClass(Inst, 1577 AArch64::WSeqPairsClassRegClassID, 1578 RegNo, Addr, Decoder); 1579 } 1580 1581 static DecodeStatus DecodeXSeqPairsClassRegisterClass(MCInst &Inst, 1582 unsigned RegNo, 1583 uint64_t Addr, 1584 const void *Decoder) { 1585 return DecodeGPRSeqPairsClassRegisterClass(Inst, 1586 AArch64::XSeqPairsClassRegClassID, 1587 RegNo, Addr, Decoder); 1588 } 1589
