Home | History | Annotate | Download | only in AMDGPU
      1 ; RUN: llc -march=amdgcn -mcpu=gfx900 -verify-machineinstrs < %s | FileCheck -enable-var-scope -check-prefixes=GCN,GFX9 %s
      2 
      3 ; Make sure reduceBuildVecExtToExtBuildVec combine doesn't regress
      4 
      5 ; code with legal v4i16. The v4i16 build_vector it produces will be
      6 ; custom lowered into an i32 based build_vector, producing a mess that
      7 ; nothing manages to put back together.
      8 
      9 ; GCN-LABEL: {{^}}v2i16_to_i64:
     10 ; GFX9: s_waitcnt
     11 ; GFX9-NEXT: v_pk_add_u16 v0, v0, v1
     12 ; GFX9-NEXT: v_lshrrev_b32_e32 v1, 16, v0
     13 ; GFX9-NEXT: v_and_b32_e32 v0, 0xffff, v0
     14 ; GFX9-NEXT: s_setpc_b64
     15 define i64 @v2i16_to_i64(<2 x i16> %x, <2 x i16> %y) {
     16   %x.add = add <2 x i16> %x, %y
     17   %zext = zext <2 x i16> %x.add to <2 x i32>
     18   %arst = bitcast <2 x i32> %zext to i64
     19   ret i64 %arst
     20 }
     21