Home | History | Annotate | Download | only in Hexagon
      1 ; RUN: llc -march=hexagon -mno-pairing -mno-compound <%s | FileCheck %s --check-prefix=CHECK-ONE
      2 ; RUN: llc -march=hexagon -mno-pairing -mno-compound <%s | FileCheck %s --check-prefix=CHECK-TWO
      3 ; RUN: llc -march=hexagon -mno-pairing -mno-compound <%s | FileCheck %s --check-prefix=CHECK-THREE
      4 
      5 %s.0 = type { i32, i8, i64 }
      6 %s.1 = type { i8, i64 }
      7 
      8 @g0 = external global %s.0*
      9 
     10 ; CHECK-ONE:    memw(r29+#48) = r2
     11 ; CHECK-TWO:    memw(r29+#52) = r2
     12 ; CHECK-THREE:  memw(r29+#56) = r2
     13 
     14 define void @f0(%s.0* noalias nocapture sret %a0, i32 %a1, i8 zeroext %a2, %s.0* byval nocapture readnone align 8 %a3, %s.1* byval nocapture readnone align 8 %a4) #0 {
     15 b0:
     16   %v0 = alloca %s.0, align 8
     17   %v1 = load %s.0*, %s.0** @g0, align 4
     18   %v2 = sext i32 %a1 to i64
     19   %v3 = add nsw i64 %v2, 1
     20   %v4 = add nsw i32 %a1, 2
     21   %v5 = add nsw i64 %v2, 3
     22   call void @f1(%s.0* sret %v0, i32 45, %s.0* byval align 8 %v1, %s.0* byval align 8 %v1, i8 zeroext %a2, i64 %v3, i32 %v4, i64 %v5, i8 zeroext %a2, i8 zeroext %a2, i8 zeroext %a2, i32 45)
     23   %v6 = bitcast %s.0* %v0 to i32*
     24   store i32 20, i32* %v6, align 8
     25   %v7 = bitcast %s.0* %a0 to i8*
     26   %v8 = bitcast %s.0* %v0 to i8*
     27   call void @llvm.memcpy.p0i8.p0i8.i32(i8* align 8 %v7, i8* align 8 %v8, i32 16, i1 false)
     28   ret void
     29 }
     30 
     31 declare void @f1(%s.0* sret, i32, %s.0* byval align 8, %s.0* byval align 8, i8 zeroext, i64, i32, i64, i8 zeroext, i8 zeroext, i8 zeroext, i32)
     32 
     33 ; Function Attrs: argmemonly nounwind
     34 declare void @llvm.memcpy.p0i8.p0i8.i32(i8* nocapture writeonly, i8* nocapture readonly, i32, i1) #1
     35 
     36 attributes #0 = { nounwind "target-cpu"="hexagonv55" }
     37 attributes #1 = { argmemonly nounwind }
     38