Home | History | Annotate | only in /external/u-boot/board/freescale/ls1043ardb
Up to higher level directory
NameDateSize
cpld.c22-Oct-20203.6K
cpld.h22-Oct-20201.3K
ddr.c22-Oct-20205.5K
ddr.h22-Oct-20202.7K
eth.c22-Oct-20202K
Kconfig22-Oct-2020901
ls1043ardb.c22-Oct-20204.5K
ls1043ardb_pbi.cfg22-Oct-2020280
ls1043ardb_rcw_nand.cfg22-Oct-2020209
ls1043ardb_rcw_sd.cfg22-Oct-2020197
MAINTAINERS22-Oct-2020503
Makefile22-Oct-2020190
README22-Oct-20201.9K

README

      1 Overview
      2 --------
      3 The LS1043A Reference Design Board (RDB) is a high-performance computing,
      4 evaluation, and development platform that supports the QorIQ LS1043A
      5 LayerScape Architecture processor. The LS1043ARDB provides SW development
      6 platform for the Freescale LS1043A processor series, with a complete
      7 debugging environment. The LS1043A RDB is lead-free and RoHS-compliant.
      8 
      9 LS1043A SoC Overview
     10 --------------------
     11 Please refer arch/arm/cpu/armv8/fsl-layerscape/doc/README.soc for LS1043A
     12 SoC overview.
     13 
     14  LS1043ARDB board Overview
     15  -----------------------
     16  - SERDES Connections, 4 lanes supporting:
     17       - PCI Express 2.0 with two PCIe connectors supporting: miniPCIe card and
     18         standard PCIe card
     19       - QSGMII with x4 RJ45 connector
     20       - XFI with x1 RJ45 connector
     21  - DDR Controller
     22      - 2GB 32bits DDR4 SDRAM. Support rates of up to 1600MT/s
     23  -IFC/Local Bus
     24     - One 128MB NOR flash 16-bit data bus
     25     - One 512 MB NAND flash with ECC support
     26     - CPLD connection
     27  - USB 3.0
     28     - Two super speed USB 3.0 Type A ports
     29  - SDHC: connects directly to a full SD/MMC slot
     30  - DSPI: 16 MB high-speed flash Memory for boot code and storage (up to 108MHz)
     31  - 4 I2C controllers
     32  - UART
     33    - Two 4-pin serial ports at up to 115.2 Kbit/s
     34    - Two DB9 D-Type connectors supporting one Serial port each
     35  - ARM JTAG support
     36 
     37 Memory map from core's view
     38 ----------------------------
     39 Start Address	End Address	Description		Size
     40 0x00_0000_0000	0x00_000F_FFFF	Secure Boot ROM		1MB
     41 0x00_0100_0000	0x00_0FFF_FFFF	CCSRBAR			240MB
     42 0x00_1000_0000	0x00_1000_FFFF	OCRAM0			64KB
     43 0x00_1001_0000	0x00_1001_FFFF	OCRAM1			64KB
     44 0x00_2000_0000	0x00_20FF_FFFF	DCSR			16MB
     45 0x00_6000_0000	0x00_67FF_FFFF	IFC - NOR Flash		128MB
     46 0x00_7E80_0000	0x00_7E80_FFFF	IFC - NAND Flash	64KB
     47 0x00_7FB0_0000	0x00_7FB0_0FFF	IFC - FPGA		4KB
     48 0x00_8000_0000	0x00_FFFF_FFFF	DRAM1			2GB
     49 
     50 Booting Options
     51 ---------------
     52 a) NOR boot
     53 b) NAND boot
     54 c) SD boot
     55