Home | History | Annotate | only in /external/u-boot/board/freescale/ls1046aqds
Up to higher level directory
NameDateSize
ddr.c22-Oct-20202.8K
ddr.h22-Oct-20201,012
eth.c22-Oct-202010.2K
Kconfig22-Oct-2020727
ls1046aqds.c22-Oct-20206.4K
ls1046aqds_pbi.cfg22-Oct-2020329
ls1046aqds_qixis.h22-Oct-2020900
ls1046aqds_rcw_nand.cfg22-Oct-2020209
ls1046aqds_rcw_sd_ifc.cfg22-Oct-2020224
ls1046aqds_rcw_sd_qspi.cfg22-Oct-2020224
MAINTAINERS22-Oct-2020455
Makefile22-Oct-2020177
README22-Oct-20202.5K

README

      1 Overview
      2 --------
      3 The LS1046A Development System (QDS) is a high-performance computing,
      4 evaluation, and development platform that supports the QorIQ LS1046A
      5 LayerScape Architecture processor. The LS1046AQDS provides SW development
      6 platform for the Freescale LS1046A processor series, with a complete
      7 debugging environment.
      8 
      9 LS1046A SoC Overview
     10 --------------------
     11 Please refer arch/arm/cpu/armv8/fsl-layerscape/doc/README.soc for LS1046A
     12 SoC overview.
     13 
     14  LS1046AQDS board Overview
     15  -----------------------
     16  - SERDES Connections, 8 lanes supporting:
     17       - PCI Express - 3.0
     18       - SGMII, SGMII 2.5
     19       - QSGMII
     20       - SATA 3.0
     21       - XFI
     22  - DDR Controller
     23      - 8GB 64bits DDR4 SDRAM. Support rates of up to 2133MT/s
     24  -IFC/Local Bus
     25     - One in-socket 128 MB NOR flash 16-bit data bus
     26     - One 512 MB NAND flash with ECC support
     27     - PromJet Port
     28     - FPGA connection
     29  - USB 3.0
     30     - Three high speed USB 3.0 ports
     31     - First USB 3.0 port configured as Host with Type-A connector
     32     - The other two USB 3.0 ports configured as OTG with micro-AB connector
     33  - SDHC port connects directly to an adapter card slot, featuring:
     34     - Optional clock feedback paths, and optional high-speed voltage translation assistance
     35     - SD slots for SD, SDHC (1x, 4x, 8x), and/or MMC
     36     - eMMC memory devices
     37  - DSPI: Onboard support for three SPI flash memory devices
     38  - 4 I2C controllers
     39  - One SATA onboard connectors
     40  - UART
     41    - Two 4-pin serial ports at up to 115.2 Kbit/s
     42    - Two DB9 D-Type connectors supporting one Serial port each
     43  - ARM JTAG support
     44 
     45 Memory map from core's view
     46 ----------------------------
     47 Start Address    End Address     Description		Size
     48 0x00_0000_0000 - 0x00_000F_FFFF  Secure Boot ROM	1MB
     49 0x00_0100_0000 - 0x00_0FFF_FFFF  CCSRBAR		240MB
     50 0x00_1000_0000 - 0x00_1000_FFFF  OCRAM0 		64KB
     51 0x00_1001_0000 - 0x00_1001_FFFF  OCRAM1 		64KB
     52 0x00_2000_0000 - 0x00_20FF_FFFF  DCSR			16MB
     53 0x00_6000_0000 - 0x00_67FF_FFFF  IFC - NOR Flash	128MB
     54 0x00_7E80_0000 - 0x00_7E80_FFFF  IFC - NAND Flash	64KB
     55 0x00_7FB0_0000 - 0x00_7FB0_0FFF  IFC - FPGA		4KB
     56 0x00_8000_0000 - 0x00_FFFF_FFFF  DRAM1			2GB
     57 0x05_0000_0000 - 0x05_07FF_FFFF  QMAN S/W Portal	128M
     58 0x05_0800_0000 - 0x05_0FFF_FFFF  BMAN S/W Portal	128M
     59 0x08_8000_0000 - 0x09_FFFF_FFFF  DRAM2			6GB
     60 0x40_0000_0000 - 0x47_FFFF_FFFF  PCI Express1		32G
     61 0x48_0000_0000 - 0x4F_FFFF_FFFF  PCI Express2		32G
     62 0x50_0000_0000 - 0x57_FFFF_FFFF  PCI Express3		32G
     63 
     64 Booting Options
     65 ---------------
     66 a) Promjet Boot
     67 b) NOR boot
     68 c) NAND boot
     69 d) SD boot
     70 e) QSPI boot
     71