Home | History | Annotate | Download | only in musb-new
      1 #
      2 # MUSB Controller Driver
      3 #
      4 comment "MUSB Controller Driver"
      5 
      6 config USB_MUSB_HOST
      7 	bool "MUSB host mode support"
      8 	select SPL_SPRINTF if SPL
      9 	select TPL_SPRINTF if TPL
     10 	help
     11 	  Enables the MUSB USB dual-role controller in host mode.
     12 
     13 config USB_MUSB_GADGET
     14 	bool "MUSB gadget mode support"
     15 	select USB_GADGET_DUALSPEED
     16 	select SPL_SPRINTF if SPL
     17 	select TPL_SPRINTF if TPL
     18 	help
     19 	  Enables the MUSB USB dual-role controller in gadget mode.
     20 
     21 config USB_MUSB_TI
     22 	bool "Enable TI OTG USB controller"
     23 	depends on DM_USB
     24 	default n
     25 	help
     26 	  Say y here to enable support for the dual role high
     27 	  speed USB controller based on the Mentor Graphics
     28 	  silicon IP.
     29 
     30 config USB_MUSB_OMAP2PLUS
     31 	tristate "OMAP2430 and onwards"
     32 	depends on ARCH_OMAP2PLUS
     33 
     34 config USB_MUSB_AM35X
     35 	bool "AM35x"
     36 
     37 config USB_MUSB_DSPS
     38 	bool "TI DSPS platforms"
     39 
     40 if USB_MUSB_HOST || USB_MUSB_GADGET
     41 
     42 config USB_MUSB_PIC32
     43 	bool "Enable Microchip PIC32 DRC USB controller"
     44 	depends on DM_USB && MACH_PIC32
     45 	help
     46 	  Say y to enable PIC32 USB DRC controller support
     47 	  if it is available on your Microchip PIC32 platform.
     48 
     49 config USB_MUSB_SUNXI
     50 	bool "Enable sunxi OTG / DRC USB controller"
     51 	depends on ARCH_SUNXI
     52 	default y
     53 	---help---
     54 	Say y here to enable support for the sunxi OTG / DRC USB controller
     55 	used on almost all sunxi boards.
     56 
     57 endif
     58 
     59 config USB_MUSB_PIO_ONLY
     60 	bool "Disable DMA (always use PIO)"
     61 	default y if USB_MUSB_AM35X || USB_MUSB_PIC32 || USB_MUSB_OMAP2PLUS || USB_MUSB_DSPS || USB_MUSB_SUNXI
     62 	help
     63 	  All data is copied between memory and FIFO by the CPU.
     64 	  DMA controllers are ignored.
     65