Home | History | Annotate | Download | only in traces 
      1 // Copyright 2015, VIXL authors
      2 // All rights reserved.
      3 //
      4 // Redistribution and use in source and binary forms, with or without
      5 // modification, are permitted provided that the following conditions are met:
      6 //
      7 //   * Redistributions of source code must retain the above copyright notice,
      8 //     this list of conditions and the following disclaimer.
      9 //   * Redistributions in binary form must reproduce the above copyright notice,
     10 //     this list of conditions and the following disclaimer in the documentation
     11 //     and/or other materials provided with the distribution.
     12 //   * Neither the name of ARM Limited nor the names of its contributors may be
     13 //     used to endorse or promote products derived from this software without
     14 //     specific prior written permission.
     15 //
     16 // THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS CONTRIBUTORS "AS IS" AND
     17 // ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
     18 // WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
     19 // DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
     20 // FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     21 // DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
     22 // SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
     23 // CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
     24 // OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
     25 // OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     26 
     27 
     28 // ---------------------------------------------------------------------
     29 // This file is auto generated using tools/generate_simulator_traces.py.
     30 //
     31 // PLEASE DO NOT EDIT.
     32 // ---------------------------------------------------------------------
     33 
     34 #ifndef VIXL_SIM_FMINV_H_4H_TRACE_AARCH64_H_
     35 #define VIXL_SIM_FMINV_H_4H_TRACE_AARCH64_H_
     36 
     37 const uint16_t kExpected_NEON_fminv_H_4H[] = {
     38   0x83ff,
     39   0x83ff,
     40   0x8001,
     41   0x0000,
     42   0x0400,
     43   0x37ff,
     44   0x3800,
     45   0x3801,
     46   0x3bff,
     47   0x3c00,
     48   0x3c01,
     49   0x3e00,
     50   0x7f23,
     51   0x7f23,
     52   0x7f23,
     53   0x7f23,
     54   0x7f23,
     55   0x7f23,
     56   0x7e01,
     57   0x8000,
     58   0x8400,
     59   0xb7ff,
     60   0xb800,
     61   0xb801,
     62   0xbbff,
     63   0xbc00,
     64   0xbc01,
     65   0xbe00,
     66   0xc900,
     67   0xfbff,
     68   0xfc00,
     69   0xff23,
     70   0xff23,
     71   0xff23,
     72   0xff23,
     73   0xff23,
     74   0xff23,
     75   0xfe01,
     76 };
     77 const unsigned kExpectedCount_NEON_fminv_H_4H = 38;
     78 
     79 #endif  // VIXL_SIM_FMINV_H_4H_TRACE_AARCH64_H_
     80