Home | History | Annotate | Download | only in traces
      1 // Copyright 2015, VIXL authors
      2 // All rights reserved.
      3 //
      4 // Redistribution and use in source and binary forms, with or without
      5 // modification, are permitted provided that the following conditions are met:
      6 //
      7 //   * Redistributions of source code must retain the above copyright notice,
      8 //     this list of conditions and the following disclaimer.
      9 //   * Redistributions in binary form must reproduce the above copyright notice,
     10 //     this list of conditions and the following disclaimer in the documentation
     11 //     and/or other materials provided with the distribution.
     12 //   * Neither the name of ARM Limited nor the names of its contributors may be
     13 //     used to endorse or promote products derived from this software without
     14 //     specific prior written permission.
     15 //
     16 // THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS CONTRIBUTORS "AS IS" AND
     17 // ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
     18 // WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
     19 // DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
     20 // FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     21 // DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
     22 // SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
     23 // CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
     24 // OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
     25 // OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     26 
     27 
     28 // ---------------------------------------------------------------------
     29 // This file is auto generated using tools/generate_simulator_traces.py.
     30 //
     31 // PLEASE DO NOT EDIT.
     32 // ---------------------------------------------------------------------
     33 
     34 #ifndef VIXL_SIM_FNEG_4H_TRACE_AARCH64_H_
     35 #define VIXL_SIM_FNEG_4H_TRACE_AARCH64_H_
     36 
     37 const uint16_t kExpected_NEON_fneg_4H[] = {
     38   0x7f23, 0x7e00, 0x7d23, 0x7c01,
     39   0x7e00, 0x7d23, 0x7c01, 0x0012,
     40   0x7d23, 0x7c01, 0x0012, 0x03ff,
     41   0x7c01, 0x0012, 0x03ff, 0x0001,
     42   0x0012, 0x03ff, 0x0001, 0x8000,
     43   0x03ff, 0x0001, 0x8000, 0x8400,
     44   0x0001, 0x8000, 0x8400, 0xb7ff,
     45   0x8000, 0x8400, 0xb7ff, 0xb800,
     46   0x8400, 0xb7ff, 0xb800, 0xb801,
     47   0xb7ff, 0xb800, 0xb801, 0xbbff,
     48   0xb800, 0xb801, 0xbbff, 0xbc00,
     49   0xb801, 0xbbff, 0xbc00, 0xbc01,
     50   0xbbff, 0xbc00, 0xbc01, 0xbe00,
     51   0xbc00, 0xbc01, 0xbe00, 0xc900,
     52   0xbc01, 0xbe00, 0xc900, 0xfbff,
     53   0xbe00, 0xc900, 0xfbff, 0xfc00,
     54   0xc900, 0xfbff, 0xfc00, 0xff23,
     55   0xfbff, 0xfc00, 0xff23, 0xfe00,
     56   0xfc00, 0xff23, 0xfe00, 0xfd23,
     57   0xff23, 0xfe00, 0xfd23, 0xfc01,
     58   0xfe00, 0xfd23, 0xfc01, 0x8012,
     59   0xfd23, 0xfc01, 0x8012, 0x83ff,
     60   0xfc01, 0x8012, 0x83ff, 0x8001,
     61   0x8012, 0x83ff, 0x8001, 0x0000,
     62   0x83ff, 0x8001, 0x0000, 0x0400,
     63   0x8001, 0x0000, 0x0400, 0x37ff,
     64   0x0000, 0x0400, 0x37ff, 0x3800,
     65   0x0400, 0x37ff, 0x3800, 0x3801,
     66   0x37ff, 0x3800, 0x3801, 0x3bff,
     67   0x3800, 0x3801, 0x3bff, 0x3c00,
     68   0x3801, 0x3bff, 0x3c00, 0x3c01,
     69   0x3bff, 0x3c00, 0x3c01, 0x3e00,
     70   0x3c00, 0x3c01, 0x3e00, 0x4900,
     71   0x3c01, 0x3e00, 0x4900, 0x7bff,
     72   0x3e00, 0x4900, 0x7bff, 0x7c00,
     73   0x4900, 0x7bff, 0x7c00, 0x7f23,
     74   0x7bff, 0x7c00, 0x7f23, 0x7e00,
     75   0x7c00, 0x7f23, 0x7e00, 0x7d23,
     76 };
     77 const unsigned kExpectedCount_NEON_fneg_4H = 38;
     78 
     79 #endif  // VIXL_SIM_FNEG_4H_TRACE_AARCH64_H_
     80