HomeSort by relevance Sort by last modified time
    Searched defs:SetCC (Results 1 - 6 of 6) sorted by null

  /external/v8/src/ia32/
disasm-ia32.cc 342 int SetCC(byte* data);
639 int DisassemblerIA32::SetCC(byte* data) {
991 data += SetCC(data);
    [all...]
  /external/v8/src/x64/
disasm-x64.cc 427 int SetCC(byte* data);
821 int DisassemblerX64::SetCC(byte* data) {
    [all...]
  /external/llvm/lib/CodeGen/SelectionDAG/
LegalizeIntegerTypes.cpp 67 case ISD::SETCC: Res = PromoteIntRes_SETCC(N); break;
470 assert(isTypeLegal(SVT) && "Illegal SetCC type!");
473 // Get the SETCC result using the canonical SETCC type.
474 SDValue SetCC = DAG.getNode(ISD::SETCC, dl, SVT, N->getOperand(0),
480 return DAG.getNode(ISD::TRUNCATE, dl, NVT, SetCC);
726 case ISD::SETCC: Res = PromoteIntOp_SETCC(N, OpNo); break;
759 /// shared among BR_CC, SELECT_CC, and SETCC handlers.
    [all...]
DAGCombiner.cpp 494 // isSetCCEquivalent - Return true if this node is a setcc, or is a select_cc
495 // that selects between the values 1 and 0, making it equivalent to a setcc.
501 if (N.getOpcode() == ISD::SETCC) {
520 // isOneUseSetCC - Return true if this is a SetCC-equivalent operation with only
    [all...]
  /external/v8/src/arm/
constants-arm.h 274 SetCC = 1 << 20, // Set condition code.
  /external/llvm/lib/Target/X86/
X86ISelLowering.cpp 223 // X86 is weird, it always uses i8 for shift amounts and setcc results.
453 setOperationAction(ISD::SETCC , MVT::i8 , Custom);
454 setOperationAction(ISD::SETCC , MVT::i16 , Custom);
455 setOperationAction(ISD::SETCC , MVT::i32 , Custom);
456 setOperationAction(ISD::SETCC , MVT::f32 , Custom);
457 setOperationAction(ISD::SETCC , MVT::f64 , Custom);
458 setOperationAction(ISD::SETCC , MVT::f80 , Custom);
461 setOperationAction(ISD::SETCC , MVT::i64 , Custom);
    [all...]

Completed in 791 milliseconds