| /external/llvm/lib/Target/Alpha/ |
| AlphaBranchSelector.cpp | 47 MachineBasicBlock *MBB = MFI;
49 for (MachineBasicBlock::iterator MBBI = MBB->begin(), EE = MBB->end();
57 // 2. target MBB
|
| AlphaFrameLowering.cpp | 47 MachineBasicBlock &MBB = MF.front(); // Prolog goes in entry BB
48 MachineBasicBlock::iterator MBBI = MBB.begin();
52 DebugLoc dl = (MBBI != MBB.end() ? MBBI->getDebugLoc() : DebugLoc());
56 BuildMI(MBB, MBBI, dl, TII.get(Alpha::LDAHg), Alpha::R29)
58 BuildMI(MBB, MBBI, dl, TII.get(Alpha::LDAg), Alpha::R29)
61 BuildMI(MBB, MBBI, dl, TII.get(Alpha::ALTENT))
82 BuildMI(MBB, MBBI, dl, TII.get(Alpha::LDA), Alpha::R30).addImm(NumBytes)
85 BuildMI(MBB, MBBI, dl, TII.get(Alpha::LDAH), Alpha::R30)
87 BuildMI(MBB, MBBI, dl, TII.get(Alpha::LDA), Alpha::R30)
95 BuildMI(MBB, MBBI, dl, TII.get(Alpha::STQ)
[all...] |
| AlphaLLRP.cpp | 56 MachineBasicBlock& MBB = *FI;
58 for (MachineBasicBlock::iterator I = MBB.begin(); I != MBB.end(); ) {
77 BuildMI(MBB, MI, dl, TII->get(Alpha::BISr), Alpha::R31)
89 BuildMI(MBB, MI, dl, TII->get(Alpha::BISr), Alpha::R31)
92 BuildMI(MBB, MI, dl, TII->get(Alpha::BISr), Alpha::R31)
103 BuildMI(MBB, MI, dl, TII->get(Alpha::BISr), Alpha::R31)
105 BuildMI(MBB, MI, dl, TII->get(Alpha::BISr), Alpha::R31)
107 BuildMI(MBB, MI, dl, TII->get(Alpha::BISr), Alpha::R31)
140 BuildMI(MBB, MBB.end(), dl, TII->get(Alpha::BISr), Alpha::R31
[all...] |
| AlphaRegisterInfo.cpp | 85 eliminateCallFramePseudoInstr(MachineFunction &MF, MachineBasicBlock &MBB,
113 MBB.insert(I, New);
117 MBB.erase(I);
135 MachineBasicBlock &MBB = *MI.getParent();
136 MachineFunction &MF = *MBB.getParent();
173 MBB.insert(II, nMI);
|
| /external/llvm/lib/Target/Sparc/ |
| SparcFrameLowering.cpp | 30 MachineBasicBlock &MBB = MF.front();
34 MachineBasicBlock::iterator MBBI = MBB.begin();
35 DebugLoc dl = MBBI != MBB.end() ? MBBI->getDebugLoc() : DebugLoc();
55 BuildMI(MBB, MBBI, dl, TII.get(SP::SAVEri), SP::O6)
61 BuildMI(MBB, MBBI, dl, TII.get(SP::SETHIi), SP::G1).addImm(OffHi);
63 BuildMI(MBB, MBBI, dl, TII.get(SP::ORri), SP::G1)
65 BuildMI(MBB, MBBI, dl, TII.get(SP::SAVErr), SP::O6)
71 MachineBasicBlock &MBB) const {
72 MachineBasicBlock::iterator MBBI = MBB.getLastNonDebugInstr();
78 BuildMI(MBB, MBBI, dl, TII.get(SP::RESTORErr), SP::G0).addReg(SP::G0
[all...] |
| /external/llvm/lib/CodeGen/ |
| EdgeBundles.cpp | 46 const MachineBasicBlock &MBB = *I;
47 unsigned OutE = 2 * MBB.getNumber() + 1;
49 for (MachineBasicBlock::const_succ_iterator SI = MBB.succ_begin(),
50 SE = MBB.succ_end(); SI != SE; ++SI)
|
| ExpandISelPseudos.cpp | 59 MachineBasicBlock *MBB = I;
60 for (MachineBasicBlock::iterator MBBI = MBB->begin(), MBBE = MBB->end();
69 TLI->EmitInstrWithCustomInserter(MI, MBB);
71 if (NewMBB != MBB) {
72 MBB = NewMBB;
|
| DeadMachineInstructionElim.cpp | 99 MachineBasicBlock *MBB = &*I;
105 if (!MBB->empty() && MBB->back().getDesc().isReturn())
116 for (MachineBasicBlock::succ_iterator S = MBB->succ_begin(),
117 E = MBB->succ_end(); S != E; S++)
124 for (MachineBasicBlock::reverse_iterator MII = MBB->rbegin(),
125 MIE = MBB->rend(); MII != MIE; ) {
156 MIE = MBB->rend();
|
| ExpandPostRAPseudos.cpp | 101 MachineBasicBlock *MBB = MI->getParent();
136 TII->copyPhysReg(*MBB, MI, MI->getDebugLoc(), DstSubReg, InsReg,
148 MBB->erase(MI);
|
| LiveRangeCalc.cpp | 35 MachineBasicBlock *MBB = I->DomNode->getBlock();
41 tie(Start, End) = Indexes->getMBBRange(MBB);
49 assert(Seen.test(MBB->getNumber()));
50 LiveOut[MBB] = LiveOutPair(VNI, (MachineDomTreeNode *)0);
68 assert(Kill && "No MBB at Kill");
70 // Is there a def in the same MBB we can extend?
115 MachineBasicBlock *MBB = WorkList[i];
116 assert(!MBB->pred_empty() && "Value live-in to entry block?");
117 for (MachineBasicBlock::pred_iterator PI = MBB->pred_begin(),
118 PE = MBB->pred_end(); PI != PE; ++PI)
[all...] |
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| InstrEmitter.h | 36 MachineBasicBlock *MBB;
130 MachineBasicBlock *getBlock() { return MBB; }
137 InstrEmitter(MachineBasicBlock *mbb, MachineBasicBlock::iterator insertpos);
|
| /external/llvm/lib/Target/Blackfin/ |
| BlackfinFrameLowering.cpp | 44 MachineBasicBlock &MBB = MF.front(); // Prolog goes in entry BB
45 MachineBasicBlock::iterator MBBI = MBB.begin();
52 DebugLoc dl = MBBI != MBB.end() ? MBBI->getDebugLoc() : DebugLoc();
63 RegInfo->adjustRegister(MBB, MBBI, dl, BF::SP, BF::P1, -FrameSize);
69 BuildMI(MBB, MBBI, dl, TII.get(BF::LINK)).addImm(FrameSize);
79 BuildMI(MBB, MBBI, dl, TII.get(BF::PUSH))
81 BuildMI(MBB, MBBI, dl, TII.get(BF::PUSH))
83 BuildMI(MBB, MBBI, dl, TII.get(BF::MOVE), BF::FP)
85 RegInfo->loadConstant(MBB, MBBI, dl, BF::P1, -FrameSize);
86 BuildMI(MBB, MBBI, dl, TII.get(BF::ADDpp), BF::SP
[all...] |
| BlackfinRegisterInfo.cpp | 88 void BlackfinRegisterInfo::adjustRegister(MachineBasicBlock &MBB,
97 BuildMI(MBB, I, DL, TII.get(BF::ADDpp_imm7), Reg)
104 loadConstant(MBB, I, DL, ScratchReg, delta);
108 BuildMI(MBB, I, DL, TII.get(BF::ADDpp), Reg)
115 BuildMI(MBB, I, DL, TII.get(BF::ADD), Reg)
122 void BlackfinRegisterInfo::loadConstant(MachineBasicBlock &MBB,
128 BuildMI(MBB, I, DL, TII.get(BF::LOADimm7), Reg).addImm(value);
133 BuildMI(MBB, I, DL, TII.get(BF::LOADuimm16), Reg).addImm(value);
138 BuildMI(MBB, I, DL, TII.get(BF::LOADimm16), Reg).addImm(value);
143 BuildMI(MBB, I, DL
[all...] |
| /external/llvm/lib/Target/Mips/ |
| MipsEmitGPRestore.cpp | 55 MachineBasicBlock& MBB = *MFI;
58 // If MBB is a landing pad, insert instruction that restores $gp after
60 if (MBB.isLandingPad()) {
66 DebugLoc dl = I != MBB.end() ? I->getDebugLoc() : DebugLoc();
67 BuildMI(MBB, I, dl, TII->get(Mips::LW), Mips::GP).addFrameIndex(FI)
80 BuildMI(MBB, ++I, dl, TII->get(Mips::LW), Mips::GP).addFrameIndex(FI)
|
| MipsDelaySlotFiller.cpp | 54 bool runOnMachineBasicBlock(MachineBasicBlock &MBB);
63 bool isDelayFiller(MachineBasicBlock &MBB,
83 findDelayInstr(MachineBasicBlock &MBB, MachineBasicBlock::iterator slot,
94 runOnMachineBasicBlock(MachineBasicBlock &MBB) {
96 LastFiller = MBB.end();
98 for (MachineBasicBlock::iterator I = MBB.begin(); I != MBB.end(); ++I)
105 if (EnableDelaySlotFiller && findDelayInstr(MBB, I, D)) {
106 MBB.splice(llvm::next(I), &MBB, D)
[all...] |
| /external/llvm/lib/Target/X86/ |
| X86VZeroUpper.cpp | 37 bool processBasicBlock(MachineFunction &MF, MachineBasicBlock &MBB);
43 MachineBasicBlock *MBB; // Current basic block
90 MBB = &BB;
99 BuildMI(*MBB, I, dl, TII->get(X86::VZEROUPPER));
|
| X86FloatingPoint.cpp | 115 unsigned calcLiveInMask(MachineBasicBlock *MBB) {
117 for (MachineBasicBlock::livein_iterator I = MBB->livein_begin(),
118 E = MBB->livein_end(); I != E; ++I) {
129 MachineBasicBlock *MBB; // Current basic block
169 // Set up our stack model to match the incoming registers to MBB.
236 DebugLoc dl = I == MBB->end() ? DebugLoc() : I->getDebugLoc();
251 BuildMI(*MBB, I, dl, TII->get(X86::XCH_F)).addReg(STReg);
256 DebugLoc dl = I == MBB->end() ? DebugLoc() : I->getDebugLoc();
260 BuildMI(*MBB, I, dl, TII->get(X86::LD_Frr)).addReg(STReg);
302 bool processBasicBlock(MachineFunction &MF, MachineBasicBlock &MBB);
[all...] |
| /external/llvm/lib/Target/MSP430/ |
| MSP430BranchSelector.cpp | 61 // Measure each MBB and compute a size for the entire function.
65 MachineBasicBlock *MBB = MFI;
68 for (MachineBasicBlock::iterator MBBI = MBB->begin(), EE = MBB->end();
72 BlockSizes[MBB->getNumber()] = BlockSize;
88 // bCC MBB
91 // b MBB
101 MachineBasicBlock &MBB = *MFI;
103 for (MachineBasicBlock::iterator I = MBB.begin(), E = MBB.end()
[all...] |
| MSP430FrameLowering.cpp | 42 MachineBasicBlock &MBB = MF.front(); // Prolog goes in entry BB
48 MachineBasicBlock::iterator MBBI = MBB.begin();
49 DebugLoc DL = MBBI != MBB.end() ? MBBI->getDebugLoc() : DebugLoc();
66 BuildMI(MBB, MBBI, DL, TII.get(MSP430::PUSH16r))
70 BuildMI(MBB, MBBI, DL, TII.get(MSP430::MOV16rr), MSP430::FPW)
82 while (MBBI != MBB.end() && (MBBI->getOpcode() == MSP430::PUSH16r))
85 if (MBBI != MBB.end())
91 //NumBytes -= mergeSPUpdates(MBB, MBBI, true);
94 // mergeSPUpdatesDown(MBB, MBBI, &NumBytes);
98 BuildMI(MBB, MBBI, DL, TII.get(MSP430::SUB16ri), MSP430::SPW
[all...] |
| /external/llvm/lib/Target/PTX/ |
| PTXFPRoundingModePass.cpp | 71 MachineBasicBlock &MBB = *bbi;
73 for (MachineBasicBlock::iterator ii = MBB.begin(), ie = MBB.end();
|
| /external/llvm/lib/Target/PowerPC/ |
| PPCBranchSelector.cpp | 62 // Measure each MBB and compute a size for the entire function.
66 MachineBasicBlock *MBB = MFI;
69 for (MachineBasicBlock::iterator MBBI = MBB->begin(), EE = MBB->end();
73 BlockSizes[MBB->getNumber()] = BlockSize;
89 // bCC MBB
92 // b MBB
102 MachineBasicBlock &MBB = *MFI;
104 for (MachineBasicBlock::iterator I = MBB.begin(), E = MBB.end()
[all...] |
| /external/llvm/include/llvm/CodeGen/ |
| RegisterScavenging.h | 34 MachineBasicBlock *MBB;
73 : MBB(NULL), NumPhysRegs(0), Tracking(false),
78 void enterBasicBlock(MachineBasicBlock *mbb);
84 /// forward - Move the internal MBB iterator and update register states.
87 /// forward - Move the internal MBB iterator and update register states until
90 if (!Tracking && MBB->begin() != I) forward();
94 /// skipTo - Move the internal MBB iterator but do not update register states.
|
| /external/llvm/lib/Target/ARM/ |
| Thumb2InstrInfo.cpp | 46 MachineBasicBlock *MBB = Tail->getParent();
47 ARMFunctionInfo *AFI = MBB->getParent()->getInfo<ARMFunctionInfo>();
67 MachineBasicBlock::iterator E = MBB->begin();
95 Thumb2InstrInfo::isLegalToSplitMBBAt(MachineBasicBlock &MBB,
99 if (MBBI == MBB.end())
107 void Thumb2InstrInfo::copyPhysReg(MachineBasicBlock &MBB,
113 return ARMBaseInstrInfo::copyPhysReg(MBB, I, DL, DestReg, SrcReg, KillSrc);
115 AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::tMOVr), DestReg)
120 storeRegToStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
128 if (I != MBB.end()) DL = I->getDebugLoc()
[all...] |
| /external/llvm/lib/Target/CellSPU/ |
| SPUFrameLowering.cpp | 91 MachineBasicBlock &MBB = MF.front(); // Prolog goes in entry BB
92 MachineBasicBlock::iterator MBBI = MBB.begin();
97 DebugLoc dl = MBBI != MBB.end() ? MBBI->getDebugLoc() : DebugLoc();
104 MBBI = MBB.begin();
119 BuildMI(MBB, MBBI, dl, TII.get(SPU::PROLOG_LABEL)).addSym(FrameLabel);
124 BuildMI(MBB, MBBI, dl, TII.get(SPU::STQDr32), SPU::R0).addImm(16)
128 BuildMI(MBB, MBBI, dl, TII.get(SPU::STQDr32), SPU::R1).addImm(FrameSize)
131 BuildMI(MBB, MBBI, dl, TII.get(SPU::AIr32), SPU::R1).addReg(SPU::R1)
136 BuildMI(MBB, MBBI, dl, TII.get(SPU::STQDr128), SPU::R2)
139 BuildMI(MBB, MBBI, dl, TII.get(SPU::ILr32), SPU::R2
[all...] |
| SPURegisterInfo.cpp | 245 MachineBasicBlock &MBB,
250 MBB.erase(I);
259 MachineBasicBlock &MBB = *MI.getParent();
260 MachineFunction &MF = *MBB.getParent();
300 BuildMI(MBB, II, dl, TII.get(SPU::ILr32), tmpReg )
302 BuildMI(MBB, II, dl, TII.get(newOpcode), MI.getOperand(0).getReg())
306 MBB.erase(II);
|
