/external/llvm/test/CodeGen/CellSPU/ |
and_ops.ll | 4 ; RUN: grep andi %t1.s | count 37 183 ; ANDI instruction generation (i32 data type):
|
eqv.ll | 5 ; RUN: grep andi %t1.s | count 3
|
shift_ops.ll | 8 ; RUN: grep {andi } %t1.s | count 4
|
/external/openssl/crypto/sha/asm/ |
sha1-ppc.pl | 190 andi. r0,$inp,3 229 andi. $t1,$t1,4095 ; distance to closest page boundary
|
sha512-ppc.pl | 222 andi. r0,$inp,3 266 andi. $t1,$t1,`4096-16*$SZ` ; distance to closest page boundary
|
/external/libvpx/examples/includes/geshi/geshi/ |
bash.php | 5 * Author: Andreas Gohr (andi@splitbrain.org)
|
perl.php | 5 * Author: Andreas Gohr (andi@splitbrain.org), Ben Keen (ben.keen@gmail.com)
|
/external/llvm/include/llvm/ |
IntrinsicsCellSPU.td | 200 def int_spu_si_andi: v4i32_s10imm<"andi">;
|
/external/v8/src/mips/ |
constants-mips.cc | 314 case ANDI:
|
macro-assembler-mips.cc | 448 andi(rd, rs, rt.imm32_); [all...] |
disasm-mips.cc | 829 case ANDI: 830 Format(instr, "andi 'rt, 'rs, 'imm16x");
|
macro-assembler-mips.h | [all...] |
/external/iproute2/ |
RELNOTES | 107 Andi Kleen and Werner Almesberger.
|
ChangeLog | 343 2005-01-12 Andi Kleen <ak@suse.de>
|
/external/kernel-headers/original/linux/ |
rcupdate.h | 23 * and inputs from Rusty Russell, Andrea Arcangeli and Andi Kleen.
|
/external/llvm/lib/Target/Mips/ |
Mips64InstrInfo.td | 67 def DANDi : ArithLogicI<0x0c, "andi", and, uimm16_64, immZExt16, CPU64Regs>;
|
MipsISelLowering.cpp | [all...] |
MipsInstrInfo.td | 191 // e.g. addi, andi 680 def ANDi : ArithLogicI<0x0c, "andi", and, uimm16, immZExt16, CPURegs>; [all...] |
/external/llvm/lib/Target/PowerPC/ |
PPCSchedule.td | 129 // andi. IntGeneral
|
/external/valgrind/main/none/tests/ppc32/ |
jm-int.stdout.exp | [all...] |
/external/llvm/lib/Target/MBlaze/ |
MBlazeISelLowering.cpp | 260 // andi samt, samt, 31 293 BuildMI(MBB, dl, TII->get(MBlaze::ANDI), IAMT) 440 // andi samt, samt, 31 [all...] |
/external/openssl/crypto/bn/asm/ |
ppc.pl | [all...] |
/external/qemu/tcg/ppc/ |
tcg-target.c | 321 #define ANDI OPCD(28) [all...] |
/external/qemu/tcg/ppc64/ |
tcg-target.c | 309 #define ANDI OPCD( 28) [all...] |
/external/llvm/lib/Target/CellSPU/ |
CellSDKIntrinsics.td | 135 "andi\t $rT, $rA, $val", BranchResolv,
|