HomeSort by relevance Sort by last modified time
    Searched full:fp0 (Results 1 - 25 of 39) sorted by null

1 2

  /external/clang/test/CXX/over/over.over/
p4.cpp 7 int (*fp0)(int) = f0;
18 int (*fp0)(int) = f0; // expected-error{{address of overloaded function 'f0' is ambiguous}}
  /external/llvm/test/CodeGen/PowerPC/
2006-08-11-RetVector.ll 4 define <4 x float> @func(<4 x float> %fp0, <4 x float> %fp1) {
5 %tmp76 = shufflevector <4 x float> %fp0, <4 x float> %fp1, <4 x i32> < i32 0, i32 1, i32 2, i32 7 > ; <<4 x float>> [#uses=1]
  /external/llvm/test/CodeGen/X86/
vec_shuffle-20.ll 3 define <4 x float> @func(<4 x float> %fp0, <4 x float> %fp1) nounwind {
5 shufflevector <4 x float> %fp0, <4 x float> %fp1, <4 x i32> < i32 0, i32 1, i32 2, i32 7 > ; <<4 x float>>:0 [#uses=1]
2010-05-12-FastAllocKills.ll 11 ; FP_REG_KILL %FP0<imp-def>, %FP1<imp-def>, %FP2<imp-def>, %FP3<imp-def>, %FP4<imp-def>, %FP5<imp-def>, %FP6<imp-def>
15 ; The X86FP pass needs good kill flags, like on %FP0 representing %reg1034:
18 ; %FP0<def> = LD_Fp80m <fi#3>, 1, %reg0, 0, %reg0; mem:LD10[FixedStack3](align=4)
19 ; %FP1<def> = MOV_Fp8080 %FP0<kill>
21 ; %FP0<def> = MOV_Fp8080 %FP2
22 ; ST_FpP80m <fi#3>, 1, %reg0, 0, %reg0, %FP0<kill>; mem:ST10[FixedStack3](align=4)
25 ; FP_REG_KILL %FP0<imp-def>, %FP1<imp-def>, %FP2<imp-def>, %FP3<imp-def>, %FP4<imp-def>, %FP5<imp-def>, %FP6<imp-def>
fp-stack-O0-crash.ll 33 ; This produces a FP0 = IMPLICIT_DEF instruction.
  /external/skia/gpu/include/
GrTextureCache.h 52 fP0 = p0;
59 fP0 = src.fP0;
70 return a.fP0 == b.fP0 && a.fP1 == b.fP1 && a.fP2 == b.fP2 &&
80 RET_IF_LT_OR_GT(a.fP0, b.fP0);
108 uint32_t hash = fP0 ^ rol(fP1) ^ ror(fP2) ^ rohalf(fPrivateBits);
116 uint32_t fP0;
  /external/clang/test/Sema/
attr-noreturn.c 3 static void (*fp0)(void) __attribute__((noreturn)); variable
attr-unused.c 3 static void (*fp0)(void) __attribute__((unused)); variable
  /external/qemu/distrib/sdl-1.2.12/src/audio/mint/
SDL_mintaudio_it.S 95 fmovemx fp0-fp7,sp@-
106 fmovemx sp@+,fp0-fp7
169 fmovemx fp0-fp7,sp@-
180 fmovemx sp@+,fp0-fp7
245 fmovemx fp0-fp7,sp@-
256 fmovemx sp@+,fp0-fp7
  /external/libffi/src/m68k/
sysv.S 106 fmove.s %fp0,(%a1)
112 fmove.d %fp0,(%a1)
118 fmove.x %fp0,(%a1)
181 fmove.s (%a0),%fp0
187 fmove.d (%a0),%fp0
190 fmove.x (%a0),%fp0
  /external/qemu/gdb-xml/
cf-fp.xml 9 <reg name="fp0" bitsize="64" type="float" group="float"/>
  /external/qemu/distrib/sdl-1.2.12/src/timer/mint/
SDL_vbltimer.S 130 fmovemx fp0-fp7,sp@-
141 fmovemx sp@+,fp0-fp7
  /external/llvm/lib/Target/X86/
X86InstrControl.td 141 let Defs = [EAX, ECX, EDX, FP0, FP1, FP2, FP3, FP4, FP5, FP6, ST0,
180 let Defs = [EAX, ECX, EDX, FP0, FP1, FP2, FP3, FP4, FP5, FP6, ST0,
216 FP0, FP1, FP2, FP3, FP4, FP5, FP6, ST0, ST1,
248 FP0, FP1, FP2, FP3, FP4, FP5, FP6, ST0, ST1,
281 FP0, FP1, FP2, FP3, FP4, FP5, FP6, ST0, ST1,
X86FloatingPoint.cpp 90 // Bit mask of live FP registers. Bit 0 = FP0, bit 1 = FP1, &c.
119 unsigned Reg = *I - X86::FP0;
143 // The first entries correspond to FP0-FP6, the rest are scratch registers
331 assert(Reg >= X86::FP0 && Reg <= X86::FP6 && "Expected FP register!");
332 return Reg - X86::FP0;
343 assert(X86::FP6 == X86::FP0+6 && "Register enums aren't sorted right!");
345 if (MF.getRegInfo().isPhysRegUsed(X86::FP0+i)) {
462 if (Reg >= X86::FP0 && Reg <= X86::FP6) {
463 DEBUG(dbgs() << "Register FP#" << Reg-X86::FP0 << " is dead!\n");
464 freeStackSlotAfter(I, Reg-X86::FP0);
    [all...]
X86RegisterInfo.td 157 def FP0 : Register<"fp0">;
224 def ST7 : STRegister<"st(7)", [FP0]>, DwarfRegNum<[40, 19, 18]>;
  /external/skia/samplecode/
SampleWarp.cpp 344 fP0.set(0, 0);
345 fP1 = fP0;
421 fP0 = p0;
442 // test_drag(canvas, fBitmap, fP0, fP1);
459 SkPoint fP0, fP1;
  /external/clang/test/SemaTemplate/
temp_arg_nontype.cpp 115 extern FuncPtr0<&func0> *fp0;
117 extern FuncPtr0<&func0> *fp0;
119 extern FuncPtr0<&func0> *fp0;
  /dalvik/vm/compiler/codegen/arm/
ArmRallocUtil.cpp 46 * fp0-fp15: Hot temps, not preserved across C calls
  /prebuilt/darwin-x86/toolchain/i686-android-linux-4.4.3/lib/gcc/i686-android-linux/4.4.3/include/
emmintrin.h 51 #define _MM_SHUFFLE2(fp1,fp0) \
52 (((fp1) << 1) | (fp0))
    [all...]
xmmintrin.h 49 #define _MM_SHUFFLE(fp3,fp2,fp1,fp0) \
50 (((fp3) << 6) | ((fp2) << 4) | ((fp1) << 2) | (fp0))
    [all...]
  /prebuilt/linux-x86/toolchain/i686-android-linux-4.4.3/lib/gcc/i686-android-linux/4.4.3/include/
emmintrin.h 51 #define _MM_SHUFFLE2(fp1,fp0) \
52 (((fp1) << 1) | (fp0))
    [all...]
xmmintrin.h 49 #define _MM_SHUFFLE(fp3,fp2,fp1,fp0) \
50 (((fp3) << 6) | ((fp2) << 4) | ((fp1) << 2) | (fp0))
    [all...]
  /prebuilt/linux-x86/toolchain/i686-linux-glibc2.7-4.4.3/lib/gcc/i686-linux/4.4.3/include/
emmintrin.h 51 #define _MM_SHUFFLE2(fp1,fp0) \
52 (((fp1) << 1) | (fp0))
    [all...]
xmmintrin.h 49 #define _MM_SHUFFLE(fp3,fp2,fp1,fp0) \
50 (((fp3) << 6) | ((fp2) << 4) | ((fp1) << 2) | (fp0))
    [all...]
  /prebuilt/linux-x86/toolchain/i686-unknown-linux-gnu-4.2.1/lib/gcc/i686-unknown-linux-gnu/4.2.1/include/
emmintrin.h 49 #define _MM_SHUFFLE2(fp1,fp0) \
50 (((fp1) << 1) | (fp0))
    [all...]

Completed in 1400 milliseconds

1 2