HomeSort by relevance Sort by last modified time
    Searched refs:RegisterVT (Results 1 - 5 of 5) sorted by null

  /external/llvm/lib/CodeGen/SelectionDAG/
SelectionDAGBuilder.cpp 226 EVT IntermediateVT, RegisterVT;
230 NumIntermediates, RegisterVT);
233 assert(RegisterVT == PartVT && "Part type doesn't match vector breakdown!");
234 assert(RegisterVT == Parts[0].getValueType() &&
503 EVT IntermediateVT, RegisterVT;
507 NumIntermediates, RegisterVT);
512 assert(RegisterVT == PartVT && "Part type doesn't match vector breakdown!");
592 EVT RegisterVT = tli.getRegisterType(Context, ValueVT);
595 RegVTs.push_back(RegisterVT);
603 EVT RegisterVT = RegVTs[Value]
    [all...]
FunctionLoweringInfo.cpp 229 EVT RegisterVT = TLI.getRegisterType(Ty->getContext(), ValueVT);
233 unsigned R = CreateReg(RegisterVT);
TargetLowering.cpp 655 EVT &RegisterVT,
691 RegisterVT = DestVT;
    [all...]
  /external/llvm/include/llvm/Target/
TargetLowering.h 303 EVT &RegisterVT) const;
548 EVT VT1, RegisterVT;
551 NumIntermediates, RegisterVT);
552 return RegisterVT;
    [all...]
  /external/llvm/lib/Target/X86/
X86FastISel.cpp     [all...]

Completed in 428 milliseconds