/external/llvm/lib/CodeGen/ |
LiveIntervalUnion.h | 122 Query(LiveInterval *VReg, LiveIntervalUnion *LIU): 123 LiveUnion(LIU), VirtReg(VReg), CheckedFirstInterference(false), 138 void init(unsigned UTag, LiveInterval *VReg, LiveIntervalUnion *LIU) { 139 assert(VReg && LIU && "Invalid arguments"); 140 if (UserTag == UTag && VirtReg == VReg && 147 VirtReg = VReg; 165 bool isSeenInterference(LiveInterval *VReg) const; 170 // Did collectInterferingVRegs encounter an unspillable vreg?
|
LiveIntervalUnion.cpp | 152 LiveInterval *VReg = LiveUnionI.value(); 153 if (VReg != RecentReg && !isSeenInterference(VReg)) { 154 RecentReg = VReg; 155 InterferingVRegs.push_back(VReg);
|
MachineFunction.cpp | 398 unsigned VReg = MRI.getLiveInVirtReg(PReg); 399 if (VReg) { 400 assert(MRI.getRegClass(VReg) == RC && "Register class mismatch!"); 401 return VReg; 403 VReg = MRI.createVirtualRegister(RC); 404 MRI.addLiveIn(PReg, VReg); 405 return VReg;
|
LiveRangeEdit.cpp | 35 unsigned VReg = MRI.createVirtualRegister(MRI.getRegClass(OldReg)); 38 VRM->setIsSplitFromReg(VReg, VRM->getOriginal(OldReg)); 40 LiveInterval &LI = LIS.getOrCreateInterval(VReg);
|
MachineRegisterInfo.cpp | 124 "Vreg use list non-empty still?"); 133 // The back pointers for the vreg lists point into the previous vector. 205 /// getLiveInPhysReg - If VReg is a live-in virtual register, return the 207 unsigned MachineRegisterInfo::getLiveInPhysReg(unsigned VReg) const { 209 if (I->second == VReg)
|
TailDuplication.cpp | 222 unsigned VReg = SSAUpdateVRs[i]; 223 SSAUpdate.Initialize(VReg); 227 MachineInstr *DefMI = MRI->getVRegDef(VReg); 231 SSAUpdate.AddAvailableValue(DefBB, VReg); 236 SSAUpdateVals.find(VReg); 244 MachineRegisterInfo::use_iterator UI = MRI->use_begin(VReg); [all...] |
TwoAddressInstructionPass.cpp | [all...] |
RegAllocFast.cpp | 169 LiveRegMap::iterator assignVirtToPhysReg(unsigned VReg, unsigned PhysReg); [all...] |
/external/llvm/lib/CodeGen/SelectionDAG/ |
InstrEmitter.cpp | 81 // If the node is only used by a CopyToReg and the dest reg is a vreg, use 82 // the CopyToReg'd destination register instead of creating a new vreg. 196 // is a vreg in the same register class, use the CopyToReg'd destination 197 // register instead of creating a new vreg. 251 unsigned VReg = getDstOfOnlyCopyToRegUse(Op.getNode(), Op.getResNo()); 254 if (!VReg) { 256 VReg = MRI->createVirtualRegister(RC); 259 TII->get(TargetOpcode::IMPLICIT_DEF), VReg); 260 return VReg; 282 unsigned VReg = getVR(Op, VRBaseMap) [all...] |
InstrEmitter.h | 80 /// ConstrainForSubReg - Try to constrain VReg to a register class that 83 unsigned ConstrainForSubReg(unsigned VReg, unsigned SubIdx,
|
/external/llvm/lib/Target/ARM/ |
Thumb1RegisterInfo.cpp | 598 unsigned VReg = 0; 693 // register. The offset is already handled in the vreg value. 696 VReg = MF.getRegInfo().createVirtualRegister(ARM::tGPRRegisterClass); 701 emitThumbRegPlusImmInReg(MBB, II, dl, VReg, FrameReg, 704 emitLoadConstPool(MBB, II, dl, VReg, 0, Offset); 708 emitThumbRegPlusImmediate(MBB, II, dl, VReg, FrameReg, Offset, TII, 711 MI.getOperand(i).ChangeToRegister(VReg, false, false, true); 714 // register. The offset is already handled in the vreg value.
|
ARMISelLowering.cpp | [all...] |
/external/llvm/lib/Target/PowerPC/ |
PPCISelLowering.cpp | [all...] |
/external/llvm/include/llvm/CodeGen/ |
MachineRegisterInfo.h | 26 /// registers, including vreg register classes, use/def chains for registers, 42 /// Each element in this list contains the register class of the vreg and the 403 void addLiveIn(unsigned Reg, unsigned vreg = 0) { 404 LiveIns.push_back(std::make_pair(Reg, vreg)); 423 /// getLiveInPhysReg - If VReg is a live-in virtual register, return the 425 unsigned getLiveInPhysReg(unsigned VReg) const;
|
/external/llvm/lib/Target/Hexagon/ |
HexagonISelLowering.cpp | 841 unsigned VReg = 843 RegInfo.addLiveIn(VA.getLocReg(), VReg); 844 InVals.push_back(DAG.getCopyFromReg(Chain, dl, VReg, RegVT)); 846 unsigned VReg = 848 RegInfo.addLiveIn(VA.getLocReg(), VReg); 849 InVals.push_back(DAG.getCopyFromReg(Chain, dl, VReg, RegVT)); [all...] |
/external/llvm/lib/Target/Sparc/ |
SparcISelLowering.cpp | 211 unsigned VReg = RegInfo.createVirtualRegister(&SP::IntRegsRegClass); 212 MF.getRegInfo().addLiveIn(VA.getLocReg(), VReg); 213 SDValue Arg = DAG.getCopyFromReg(Chain, dl, VReg, MVT::i32); 323 unsigned VReg = RegInfo.createVirtualRegister(&SP::IntRegsRegClass); 324 MF.getRegInfo().addLiveIn(*CurArgReg, VReg); 325 SDValue Arg = DAG.getCopyFromReg(DAG.getRoot(), dl, VReg, MVT::i32); [all...] |
/external/llvm/lib/Target/CellSPU/ |
SPUISelLowering.cpp | 636 unsigned VReg = RegInfo.createVirtualRegister(&SPU::R32CRegClass); 647 the_chain = DAG.getCopyToReg(the_chain, dl, VReg, basePtr, Flag); 648 basePtr = DAG.getCopyFromReg(the_chain, dl, VReg, PtrVT); [all...] |
/external/llvm/lib/Target/XCore/ |
XCoreISelLowering.cpp | [all...] |
/external/llvm/lib/Target/MSP430/ |
MSP430ISelLowering.cpp | 333 unsigned VReg = 335 RegInfo.addLiveIn(VA.getLocReg(), VReg); 336 SDValue ArgValue = DAG.getCopyFromReg(Chain, dl, VReg, RegVT); [all...] |
/external/llvm/lib/Target/Mips/ |
MipsISelLowering.cpp | 766 unsigned VReg = MF.getRegInfo().createVirtualRegister(RC); 767 MF.getRegInfo().addLiveIn(PReg, VReg); 768 return VReg; 795 // destination vreg to set, the condition code register to branch on, the [all...] |
/external/webkit/Source/JavaScriptCore/jit/ |
JIT.h | 536 void emitJumpSlowCaseIfNotJSCell(RegisterID, int VReg); [all...] |
/external/llvm/lib/Target/X86/ |
X86ISelLowering.cpp | [all...] |