HomeSort by relevance Sort by last modified time
    Searched refs:v16i8 (Results 1 - 12 of 12) sorted by null

  /external/llvm/test/CodeGen/CellSPU/useful-harnesses/
vecoperations.c 3 typedef unsigned char v16i8 __attribute__((ext_vector_type(16))); typedef
10 void print_v16i8(const char *str, const v16i8 v) {
13 v16i8 vec;
24 void print_v16i8_hex(const char *str, const v16i8 v) {
27 v16i8 vec;
68 v16i8 v16i8_mpy(v16i8 v1, v16i8 v2) {
72 v16i8 v16i8_add(v16i8 v1, v16i8 v2)
    [all...]
  /external/llvm/include/llvm/CodeGen/
ValueTypes.h 62 v16i8 = 16, // 16 x i8 enumerator in enum:llvm::MVT::SimpleValueType
203 case v16i8:
230 case v16i8:
286 case v16i8:
358 if (NumElements == 16) return MVT::v16i8;
501 return (V==MVT::v16i8 || V==MVT::v8i16 || V==MVT::v4i32 ||
  /external/llvm/lib/VMCore/
ValueTypes.cpp 122 case MVT::v16i8: return "v16i8";
171 case MVT::v16i8: return VectorType::get(Type::getInt8Ty(Context), 16);
  /external/llvm/lib/Target/PowerPC/
PPCISelLowering.cpp 320 // We promote all shuffles to v16i8.
322 AddPromotedToType (ISD::VECTOR_SHUFFLE, VT, MVT::v16i8);
364 setOperationAction(ISD::VECTOR_SHUFFLE, MVT::v16i8, Custom);
376 addRegisterClass(MVT::v16i8, PPC::VRRCRegisterClass);
381 setOperationAction(ISD::MUL, MVT::v16i8, Custom);
386 setOperationAction(ISD::BUILD_VECTOR, MVT::v16i8, Custom);
577 assert(N->getValueType(0) == MVT::v16i8 &&
615 assert(N->getValueType(0) == MVT::v16i8 &&
651 assert(N->getValueType(0) == MVT::v16i8 &&
663 // splatted with a v16i8 mask
    [all...]
  /external/llvm/lib/Target/X86/InstPrinter/
X86InstComments.cpp 118 DecodeUNPCKHMask(MVT::v16i8, ShuffleMask);
126 DecodeUNPCKHMask(MVT::v16i8, ShuffleMask);
211 DecodeUNPCKLMask(MVT::v16i8, ShuffleMask);
219 DecodeUNPCKLMask(MVT::v16i8, ShuffleMask);
  /external/llvm/lib/Target/CellSPU/
SPUISelLowering.cpp 400 addRegisterClass(MVT::v16i8, SPU::VECREGRegisterClass);
452 setOperationAction(ISD::AND, MVT::v16i8, Custom);
453 setOperationAction(ISD::OR, MVT::v16i8, Custom);
454 setOperationAction(ISD::XOR, MVT::v16i8, Custom);
550 %1 v16i8,ch = load
551 %2 v16i8,ch = rotate %1
682 // Convert the loaded v16i8 vector to the appropriate vector type
    [all...]
SPUISelDAGToDAG.cpp 589 case MVT::v16i8:
    [all...]
  /external/llvm/lib/Target/X86/
X86ISelLowering.cpp     [all...]
X86FastISel.cpp 270 case MVT::v16i8:
    [all...]
  /external/llvm/utils/TableGen/
CodeGenTarget.cpp 73 case MVT::v16i8: return "MVT::v16i8";
  /external/llvm/lib/Target/ARM/
ARMISelDAGToDAG.cpp     [all...]
ARMISelLowering.cpp 468 addQRTypeForNEON(MVT::v16i8);
    [all...]

Completed in 205 milliseconds