Home | History | Annotate | Download | only in ARM
      1 ; RUN: llc < %s -march=arm | FileCheck %s
      2 
      3 define i32 @f1(i32 %a, i32 %b) {
      4 entry:
      5 ; CHECK: f1
      6 ; CHECK: and r0, r1, r0
      7 	%tmp2 = and i32 %b, %a		; <i32> [#uses=1]
      8 	ret i32 %tmp2
      9 }
     10 
     11 define i32 @f2(i32 %a, i32 %b) {
     12 entry:
     13 ; CHECK: f2
     14 ; CHECK: orr r0, r1, r0
     15 	%tmp2 = or i32 %b, %a		; <i32> [#uses=1]
     16 	ret i32 %tmp2
     17 }
     18 
     19 define i32 @f3(i32 %a, i32 %b) {
     20 entry:
     21 ; CHECK: f3
     22 ; CHECK: eor r0, r1, r0
     23 	%tmp2 = xor i32 %b, %a		; <i32> [#uses=1]
     24 	ret i32 %tmp2
     25 }
     26 
     27 define i32 @f4(i32 %a, i32 %b) {
     28 entry:
     29 ; CHECK: f4
     30 ; CHECK: lsl
     31 	%tmp3 = shl i32 %a, %b		; <i32> [#uses=1]
     32 	ret i32 %tmp3
     33 }
     34 
     35 define i32 @f5(i32 %a, i32 %b) {
     36 entry:
     37 ; CHECK: f5
     38 ; CHECK: asr
     39 	%tmp3 = ashr i32 %a, %b		; <i32> [#uses=1]
     40 	ret i32 %tmp3
     41 }
     42