/external/llvm/lib/Target/CellSPU/ |
SPUInstrBuilder.h | 11 // MachineInstrBuilder.h file to simplify generating frame and constant pool 23 #include "llvm/CodeGen/MachineInstrBuilder.h" 32 inline const MachineInstrBuilder& 33 addFrameReference(const MachineInstrBuilder &MIB, int FI, int Offset = 0,
|
SPUInstrInfo.cpp | 18 #include "llvm/CodeGen/MachineInstrBuilder.h" 360 MachineInstrBuilder MIB; 403 MachineInstrBuilder MIB2 = BuildMI(&MBB, DL, get(SPU::BR));
|
/external/llvm/lib/Target/PowerPC/ |
PPCInstrBuilder.h | 11 // MachineInstrBuilder.h file to simplify generating frame and constant pool 23 #include "llvm/CodeGen/MachineInstrBuilder.h" 32 static inline const MachineInstrBuilder& 33 addFrameReference(const MachineInstrBuilder &MIB, int FI, int Offset = 0,
|
/external/llvm/include/llvm/CodeGen/ |
MachineInstrBuilder.h | 43 class MachineInstrBuilder { 46 MachineInstrBuilder() : MI(0) {} 47 explicit MachineInstrBuilder(MachineInstr *mi) : MI(mi) {} 58 MachineInstrBuilder &addReg(unsigned RegNo, unsigned flags = 0, 76 const MachineInstrBuilder &addImm(int64_t Val) const { 81 const MachineInstrBuilder &addCImm(const ConstantInt *Val) const { 86 const MachineInstrBuilder &addFPImm(const ConstantFP *Val) const { 91 const MachineInstrBuilder &addMBB(MachineBasicBlock *MBB, 97 const MachineInstrBuilder &addFrameIndex(int Idx) const { 102 const MachineInstrBuilder &addConstantPoolIndex(unsigned Idx [all...] |
/external/llvm/lib/Target/X86/ |
X86InstrBuilder.h | 11 // MachineInstrBuilder.h file to handle X86'isms in a clean way. 28 #include "llvm/CodeGen/MachineInstrBuilder.h" 89 static inline const MachineInstrBuilder & 90 addDirectMem(const MachineInstrBuilder &MIB, unsigned Reg) { 97 static inline const MachineInstrBuilder & 98 addOffset(const MachineInstrBuilder &MIB, int Offset) { 106 static inline const MachineInstrBuilder & 107 addRegOffset(const MachineInstrBuilder &MIB, 114 static inline const MachineInstrBuilder &addRegReg(const MachineInstrBuilder &MIB [all...] |
X86InstrInfo.cpp | 25 #include "llvm/CodeGen/MachineInstrBuilder.h" [all...] |
X86FrameLowering.cpp | 23 #include "llvm/CodeGen/MachineInstrBuilder.h" [all...] |
/external/llvm/lib/Target/ARM/ |
ARMBaseInstrInfo.h | 18 #include "llvm/CodeGen/MachineInstrBuilder.h" 302 const MachineInstrBuilder &AddDefaultPred(const MachineInstrBuilder &MIB) { 307 const MachineInstrBuilder &AddDefaultCC(const MachineInstrBuilder &MIB) { 312 const MachineInstrBuilder &AddDefaultT1CC(const MachineInstrBuilder &MIB, 318 const MachineInstrBuilder &AddNoT1CC(const MachineInstrBuilder &MIB) {
|
ARMExpandPseudoInsts.cpp | 25 #include "llvm/CodeGen/MachineInstrBuilder.h" 55 MachineInstrBuilder &UseMI, MachineInstrBuilder &DefMI); 73 MachineInstrBuilder &UseMI, 74 MachineInstrBuilder &DefMI) { 383 MachineInstrBuilder MIB = BuildMI(MBB, MBBI, MI.getDebugLoc(), 448 MachineInstrBuilder MIB = BuildMI(MBB, MBBI, MI.getDebugLoc(), 499 MachineInstrBuilder MIB = BuildMI(MBB, MBBI, MI.getDebugLoc(), 583 MachineInstrBuilder MIB = BuildMI(MBB, MBBI, MI.getDebugLoc(), TII->get(Opc)); 620 MachineInstrBuilder LO16, HI16 [all...] |
Thumb1RegisterInfo.cpp | 28 #include "llvm/CodeGen/MachineInstrBuilder.h" 129 MachineInstrBuilder MIB = 241 const MachineInstrBuilder MIB = 260 MachineInstrBuilder MIB = BuildMI(MBB, MBBI, dl, TII.get(Opc), DestReg); 268 MachineInstrBuilder MIB = BuildMI(MBB, MBBI, dl, TII.get(Opc), DestReg); 419 MachineInstrBuilder MIB(&MI); 430 MachineInstrBuilder MIB(&MI); 459 MachineInstrBuilder MIB(&MI); 722 MachineInstrBuilder MIB(&MI);
|
Thumb1FrameLowering.cpp | 18 #include "llvm/CodeGen/MachineInstrBuilder.h" 280 MachineInstrBuilder MIB = 304 MachineInstrBuilder MIB = BuildMI(MBB, MI, DL, TII.get(ARM::tPUSH)); 343 MachineInstrBuilder MIB = BuildMI(MF, DL, TII.get(ARM::tPOP));
|
Thumb2ITBlockPass.cpp | 15 #include "llvm/CodeGen/MachineInstrBuilder.h" 185 MachineInstrBuilder MIB = BuildMI(MBB, MBBI, dl, TII->get(ARM::t2IT))
|
Thumb2SizeReduction.cpp | 18 #include "llvm/CodeGen/MachineInstrBuilder.h" 455 MachineInstrBuilder MIB = BuildMI(MBB, MI, dl, TII->get(Opc)); 516 MachineInstrBuilder MIB = BuildMI(MBB, MI, MI->getDebugLoc(), 673 MachineInstrBuilder MIB = BuildMI(MBB, MI, dl, NewMCID); 764 MachineInstrBuilder MIB = BuildMI(MBB, MI, dl, NewMCID); [all...] |
ARMFrameLowering.cpp | 22 #include "llvm/CodeGen/MachineInstrBuilder.h" 216 MachineInstrBuilder MIB = 435 MachineInstrBuilder MIB = BuildMI(MBB, MBBI, dl, TII.get(TCOpcode)); 616 MachineInstrBuilder MIB = 622 MachineInstrBuilder MIB = BuildMI(MBB, MI, DL, TII.get(StrOpc), 681 MachineInstrBuilder MIB = 696 MachineInstrBuilder MIB = 779 MachineInstrBuilder MIB = BuildMI(MBB, MI, DL, TII.get(Opc), ARM::SP) [all...] |
ARMFastISel.cpp | 33 #include "llvm/CodeGen/MachineInstrBuilder.h" 219 const MachineInstrBuilder &AddOptionalDefs(const MachineInstrBuilder &MIB); 221 const MachineInstrBuilder &MIB, 266 const MachineInstrBuilder & 267 ARMFastISel::AddOptionalDefs(const MachineInstrBuilder &MIB) { 662 MachineInstrBuilder MIB; 680 MachineInstrBuilder MIB; [all...] |
ARMBaseInstrInfo.cpp | 27 #include "llvm/CodeGen/MachineInstrBuilder.h" 675 MachineInstrBuilder MIB = BuildMI(MBB, I, DL, get(Opc), DestReg); 710 MachineInstrBuilder Mov; 732 MachineInstrBuilder &AddDReg(MachineInstrBuilder &MIB, 808 MachineInstrBuilder MIB = 822 MachineInstrBuilder MIB = [all...] |
Thumb2InstrInfo.cpp | 20 #include "llvm/CodeGen/MachineInstrBuilder.h" 279 MachineInstrBuilder MIB = 411 MachineInstrBuilder MIB(&MI);
|
MLxExpansionPass.cpp | 20 #include "llvm/CodeGen/MachineInstrBuilder.h" 225 MachineInstrBuilder MIB = BuildMI(MBB, MI, MI->getDebugLoc(), MCID1, TmpReg)
|
ARMLoadStoreOptimizer.cpp | 26 #include "llvm/CodeGen/MachineInstrBuilder.h" 349 MachineInstrBuilder MIB = BuildMI(MBB, MBBI, dl, TII->get(Opcode)) 779 MachineInstrBuilder MIB = BuildMI(MBB, MBBI, dl, TII->get(NewOpc)) [all...] |
/external/llvm/lib/Target/Mips/ |
MipsInstrInfo.cpp | 18 #include "llvm/CodeGen/MachineInstrBuilder.h" 159 MachineInstrBuilder MIB = BuildMI(MBB, I, DL, get(Opc)); 239 MachineInstrBuilder MIB = BuildMI(MF, DL, get(Mips::DBG_VALUE)) 382 MachineInstrBuilder MIB = BuildMI(&MBB, DL, MCID);
|
/external/llvm/lib/CodeGen/ |
MachineInstrBundle.cpp | 11 #include "llvm/CodeGen/MachineInstrBuilder.h" 109 MachineInstrBuilder MIB = BuildMI(MBB, FirstMI, FirstMI->getDebugLoc(),
|
MachineSSAUpdater.cpp | 17 #include "llvm/CodeGen/MachineInstrBuilder.h" 190 MachineInstrBuilder MIB(InsertedPHI);
|
/external/llvm/lib/Target/XCore/ |
XCoreInstrInfo.cpp | 18 #include "llvm/CodeGen/MachineInstrBuilder.h" 393 MachineInstrBuilder MIB = BuildMI(MF, DL, get(XCore::DBG_VALUE))
|
/external/llvm/lib/Target/Sparc/ |
SparcInstrInfo.cpp | 18 #include "llvm/CodeGen/MachineInstrBuilder.h" 121 MachineInstrBuilder MIB = BuildMI(MF, dl, get(SP::DBG_VALUE))
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
InstrEmitter.cpp | 21 #include "llvm/CodeGen/MachineInstrBuilder.h" 622 MachineInstrBuilder MIB = BuildMI(*MF, DL, II); [all...] |