Home | History | Annotate | Download | only in neon
      1 ;
      2 ;  Copyright (c) 2010 The WebM project authors. All Rights Reserved.
      3 ;
      4 ;  Use of this source code is governed by a BSD-style license
      5 ;  that can be found in the LICENSE file in the root of the source
      6 ;  tree. An additional intellectual property rights grant can be found
      7 ;  in the file PATENTS.  All contributing project authors may
      8 ;  be found in the AUTHORS file in the root of the source tree.
      9 ;
     10 
     11 
     12     EXPORT  |vp8_short_idct4x4llm_1_neon|
     13     EXPORT  |vp8_dc_only_idct_neon|
     14     ARM
     15     REQUIRE8
     16     PRESERVE8
     17 
     18     AREA ||.text||, CODE, READONLY, ALIGN=2
     19 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     20 ;void vp8_short_idct4x4llm_1_c(short *input, short *output, int pitch);
     21 ; r0    short *input;
     22 ; r1    short *output;
     23 ; r2    int pitch;
     24 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     25 |vp8_short_idct4x4llm_1_neon| PROC
     26     vld1.16         {d0[]}, [r0]            ;load input[0]
     27 
     28     add             r3, r1, r2
     29     add             r12, r3, r2
     30 
     31     vrshr.s16       d0, d0, #3
     32 
     33     add             r0, r12, r2
     34 
     35     vst1.16         {d0}, [r1]
     36     vst1.16         {d0}, [r3]
     37     vst1.16         {d0}, [r12]
     38     vst1.16         {d0}, [r0]
     39 
     40     bx             lr
     41     ENDP
     42 
     43 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     44 ;void vp8_dc_only_idct_c(short input_dc, short *output, int pitch);
     45 ; r0    short input_dc;
     46 ; r1    short *output;
     47 ; r2    int pitch;
     48 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     49 |vp8_dc_only_idct_neon| PROC
     50     vdup.16         d0, r0
     51 
     52     add             r3, r1, r2
     53     add             r12, r3, r2
     54 
     55     vrshr.s16       d0, d0, #3
     56 
     57     add             r0, r12, r2
     58 
     59     vst1.16         {d0}, [r1]
     60     vst1.16         {d0}, [r3]
     61     vst1.16         {d0}, [r12]
     62     vst1.16         {d0}, [r0]
     63 
     64     bx             lr
     65 
     66     ENDP
     67     END
     68