Home | History | Annotate | Download | only in core
      1 # Core Solo / Core Duo possible unit masks
      2 #
      3 name:zero type:mandatory default:0x0
      4 	0x0 No unit mask
      5 name:one type:mandatory default:0x1
      6 	0x1 No unit mask
      7 name:two type:mandatory default:0x2
      8 	0x2 No unit mask
      9 name:x0f type:mandatory default:0xf
     10 	0xf No unit mask
     11 name:x20 type:mandatory default:0x20
     12 	0x20 No unit mask
     13 name:x40 type:mandatory default:0x40
     14 	0x40 No unit mask
     15 name:xc0 type:mandatory default:0xc0
     16 	0xc0 No unit mask
     17 name:nonhlt type:exclusive default:0x0
     18 	0x0 Unhalted core cycles
     19 	0x1 Unhalted bus cycles
     20 	0x2 Unhalted bus cycles of this core while the other core is halted
     21 name:mesi type:bitmask default:0x0f
     22 	0x08 (M)odified cache state
     23 	0x04 (E)xclusive cache state
     24 	0x02 (S)hared cache state
     25 	0x01 (I)nvalid cache state
     26 	0x0f All cache states
     27 	0x10 HW prefetched line only
     28 	0x20 all prefetched line w/o regarding mask 0x10.
     29 name:est_trans type:exclusive default:0x00
     30 	0x00 any transitions
     31 	0x10 Intel(tm) Enhanced SpeedStep(r) Technology frequency transitions
     32 	0x20 any transactions
     33 name:kni_prefetch type:exclusive default:0x0
     34 	0x00 prefetch NTA
     35 	0x01 prefetch T1
     36 	0x02 prefetch T2
     37 	0x03 weakly-ordered stores
     38 # this bitmask can seems weirds but is correct, note there is no way to only
     39 # count scalar SIMD instructions
     40 name:sse_sse2_inst_retired type:exclusive default:0x0
     41 	0x00 SSE Packed Single
     42 	0x01 SSE Scalar-Single
     43 	0x02 SSE2 Packed-Double
     44 	0x03 SSE2 Scalar-Double
     45 name:mmx_instr_type_exec type:bitmask default:0x3f
     46 	0x01 MMX packed multiplies
     47 	0x02 MMX packed shifts
     48 	0x04 MMX pack operations
     49 	0x08 MMX unpack operations
     50 	0x10 MMX packed logical
     51 	0x20 MMX packed arithmetic
     52 	0x3f all of the above
     53 name:mmx_trans type:exclusive default:0x0
     54 	0x00 MMX->float operations
     55 	0x01 float->MMX operations
     56 name:fused type:exclusive default:0x0
     57 	0x00 All fused micro-ops
     58 	0x01 Only load+Op micro-ops
     59 	0x02 Only std+sta micro-ops
     60 name:dc_pend_miss type:exclusive default:0x0
     61 	0x00 Weighted cycles
     62 	0x01 Duration of cycles
     63 name:sse_miss type:exclusive default:0x0
     64 	0x00 PREFETCHNTA
     65 	0x01 PREFETCHT1
     66 	0x02 PREFETCHT2
     67 	0x03 SSE streaming store instructions
     68