/external/llvm/lib/MC/ |
MCCodeGenInfo.cpp | 18 void MCCodeGenInfo::InitMCCodeGenInfo(Reloc::Model RM, CodeModel::Model CM, 21 CMModel = CM;
|
/external/llvm/lib/Target/Sparc/ |
SparcTargetMachine.cpp | 31 Reloc::Model RM, CodeModel::Model CM, 34 : LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL), 83 CodeModel::Model CM, 85 : SparcTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, false) { 95 CodeModel::Model CM, 97 : SparcTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, true) {
|
SparcTargetMachine.h | 38 Reloc::Model RM, CodeModel::Model CM, 69 Reloc::Model RM, CodeModel::Model CM, 81 Reloc::Model RM, CodeModel::Model CM,
|
/external/llvm/lib/Target/Mips/ |
MipsTargetMachine.cpp | 41 Reloc::Model RM, CodeModel::Model CM, 44 : LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL), 64 Reloc::Model RM, CodeModel::Model CM, 66 : MipsTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, false) {} 73 Reloc::Model RM, CodeModel::Model CM, 75 : MipsTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, true) {}
|
MipsTargetMachine.h | 45 Reloc::Model RM, CodeModel::Model CM, 90 Reloc::Model RM, CodeModel::Model CM, 101 Reloc::Model RM, CodeModel::Model CM,
|
/external/llvm/lib/Target/NVPTX/ |
NVPTXTargetMachine.cpp | 69 CodeModel::Model CM, 72 : LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL), 86 Reloc::Model RM, CodeModel::Model CM, 88 : NVPTXTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, false) { 96 Reloc::Model RM, CodeModel::Model CM, 98 : NVPTXTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, true) {
|
NVPTXTargetMachine.h | 53 Reloc::Model RM, CodeModel::Model CM, 109 Reloc::Model RM, CodeModel::Model CM, 118 Reloc::Model RM, CodeModel::Model CM,
|
/external/llvm/lib/Target/PowerPC/ |
PPCTargetMachine.cpp | 38 Reloc::Model RM, CodeModel::Model CM, 41 : LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL), 58 Reloc::Model RM, CodeModel::Model CM, 60 : PPCTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, false) { 68 Reloc::Model RM, CodeModel::Model CM, 70 : PPCTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, true) {
|
PPCTargetMachine.h | 43 Reloc::Model RM, CodeModel::Model CM, 80 Reloc::Model RM, CodeModel::Model CM, 91 Reloc::Model RM, CodeModel::Model CM,
|
/external/llvm/lib/Target/MSP430/ |
MSP430TargetMachine.cpp | 32 Reloc::Model RM, CodeModel::Model CM, 34 : LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL),
|
/external/llvm/lib/Target/ |
TargetMachineC.cpp | 80 CodeModel::Model CM; 83 CM = CodeModel::JITDefault; 86 CM = CodeModel::Small; 89 CM = CodeModel::Kernel; 92 CM = CodeModel::Medium; 95 CM = CodeModel::Large; 98 CM = CodeModel::Default; 120 CM, OL));
|
/external/llvm/lib/Target/XCore/ |
XCoreTargetMachine.cpp | 26 Reloc::Model RM, CodeModel::Model CM, 28 : LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL),
|
/external/llvm/include/llvm/MC/ |
MCCodeGenInfo.h | 37 CodeModel::Model CM = CodeModel::Default,
|
/external/llvm/lib/Target/ARM/ |
ARMTargetMachine.cpp | 43 Reloc::Model RM, CodeModel::Model CM, 45 : LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL), 59 Reloc::Model RM, CodeModel::Model CM, 61 : ARMBaseTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL), 85 Reloc::Model RM, CodeModel::Model CM, 87 : ARMBaseTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL),
|
/external/llvm/lib/Target/X86/ |
X86TargetMachine.cpp | 36 Reloc::Model RM, CodeModel::Model CM, 38 : X86TargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, false), 59 Reloc::Model RM, CodeModel::Model CM, 61 : X86TargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, true), 75 Reloc::Model RM, CodeModel::Model CM, 78 : LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL),
|
/external/llvm/lib/Target/CppBackend/ |
CPPTargetMachine.h | 27 Reloc::Model RM, CodeModel::Model CM,
|
/external/llvm/lib/Target/MBlaze/MCTargetDesc/ |
MBlazeMCTargetDesc.cpp | 65 CodeModel::Model CM, 70 if (CM == CodeModel::Default) 71 CM = CodeModel::Small; 72 X->InitMCCodeGenInfo(RM, CM, OL);
|
/external/llvm/lib/Target/CellSPU/MCTargetDesc/ |
SPUMCTargetDesc.cpp | 66 CodeModel::Model CM, 71 X->InitMCCodeGenInfo(Reloc::Static, CM, OL);
|
/external/llvm/lib/Target/CellSPU/ |
SPUTargetMachine.cpp | 37 Reloc::Model RM, CodeModel::Model CM, 39 : LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL),
|
/external/llvm/lib/Target/Hexagon/MCTargetDesc/ |
HexagonMCTargetDesc.cpp | 67 CodeModel::Model CM, 72 X->InitMCCodeGenInfo(Reloc::Static, CM, OL);
|
/external/llvm/lib/Target/MBlaze/ |
MBlazeTargetMachine.cpp | 37 Reloc::Model RM, CodeModel::Model CM, 39 : LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL),
|
/external/llvm/lib/Target/MSP430/MCTargetDesc/ |
MSP430MCTargetDesc.cpp | 54 CodeModel::Model CM, 57 X->InitMCCodeGenInfo(RM, CM, OL);
|
/external/llvm/lib/Target/NVPTX/MCTargetDesc/ |
NVPTXMCTargetDesc.cpp | 55 CodeModel::Model CM, 58 X->InitMCCodeGenInfo(RM, CM, OL);
|
/external/llvm/lib/Target/Sparc/MCTargetDesc/ |
SparcMCTargetDesc.cpp | 54 CodeModel::Model CM, 57 X->InitMCCodeGenInfo(RM, CM, OL);
|
/external/llvm/lib/Target/XCore/MCTargetDesc/ |
XCoreMCTargetDesc.cpp | 65 CodeModel::Model CM, 68 X->InitMCCodeGenInfo(RM, CM, OL);
|