/dalvik/dx/src/com/android/dx/io/instructions/ |
ThreeRegisterDecodedInstruction.java | 70 getFormat(), getOpcode(), newIndex, getIndexType(),
|
InstructionCodec.java | 110 out.write(codeUnit(insn.getOpcode(), insn.getA())); 127 out.write(codeUnit(insn.getOpcode(), relativeTarget)); 163 codeUnit(insn.getOpcode(), insn.getLiteralByte()), 182 codeUnit(insn.getOpcode(), insn.getA()), 202 out.write(codeUnit(insn.getOpcode(), insn.getA()), relativeTarget); 220 codeUnit(insn.getOpcode(), insn.getA()), 247 int opcode = insn.getOpcode(); 270 codeUnit(insn.getOpcode(), insn.getA()), 291 codeUnit(insn.getOpcode(), insn.getA()), 312 codeUnit(insn.getOpcode(), insn.getA()) [all...] |
/external/clang/lib/StaticAnalyzer/Checkers/ |
FixedAddressChecker.cpp | 40 if (B->getOpcode() != BO_Assign)
|
/external/dexmaker/src/dx/java/com/android/dx/io/instructions/ |
FiveRegisterDecodedInstruction.java | 88 getFormat(), getOpcode(), newIndex, getIndexType(),
|
FourRegisterDecodedInstruction.java | 79 getFormat(), getOpcode(), newIndex, getIndexType(),
|
ThreeRegisterDecodedInstruction.java | 70 getFormat(), getOpcode(), newIndex, getIndexType(),
|
InstructionCodec.java | 110 out.write(codeUnit(insn.getOpcode(), insn.getA())); 127 out.write(codeUnit(insn.getOpcode(), relativeTarget)); 163 codeUnit(insn.getOpcode(), insn.getLiteralByte()), 182 codeUnit(insn.getOpcode(), insn.getA()), 202 out.write(codeUnit(insn.getOpcode(), insn.getA()), relativeTarget); 220 codeUnit(insn.getOpcode(), insn.getA()), 247 int opcode = insn.getOpcode(); 270 codeUnit(insn.getOpcode(), insn.getA()), 291 codeUnit(insn.getOpcode(), insn.getA()), 312 codeUnit(insn.getOpcode(), insn.getA()) [all...] |
/external/webkit/Source/JavaScriptCore/interpreter/ |
Interpreter.h | 76 Opcode getOpcode(OpcodeID id) 152 bool isCallBytecode(Opcode opcode) { return opcode == getOpcode(op_call) || opcode == getOpcode(op_construct) || opcode == getOpcode(op_call_eval); }
|
/external/llvm/lib/Target/NVPTX/ |
NVPTXInstrInfo.cpp | 139 switch (MI.getOpcode()) { 184 if (MI->getOpcode() == NVPTX::INT_CUDA_SYNCTHREADS) 234 if (LastInst->getOpcode() == NVPTX::GOTO) { 237 } else if (LastInst->getOpcode() == NVPTX::CBranch) { 256 if (SecondLastInst->getOpcode() == NVPTX::CBranch && 257 LastInst->getOpcode() == NVPTX::GOTO) { 266 if (SecondLastInst->getOpcode() == NVPTX::GOTO && 267 LastInst->getOpcode() == NVPTX::GOTO) { 283 if (I->getOpcode() != NVPTX::GOTO && I->getOpcode() != NVPTX::CBranch [all...] |
/external/llvm/lib/Target/Sparc/ |
SparcInstrInfo.cpp | 42 if (MI->getOpcode() == SP::LDri || 43 MI->getOpcode() == SP::LDFri || 44 MI->getOpcode() == SP::LDDFri) { 61 if (MI->getOpcode() == SP::STri || 62 MI->getOpcode() == SP::STFri || 63 MI->getOpcode() == SP::STDFri) { 151 if (I->getOpcode() == SP::BA) { 177 unsigned Opcode = I->getOpcode(); 268 if (I->getOpcode() != SP::BA 269 && I->getOpcode() != SP::BCON [all...] |
DelaySlotFiller.cpp | 139 if (slot->getOpcode() == SP::RET) 142 if (slot->getOpcode() == SP::RETL) { 144 if (I->getOpcode() != SP::RESTORErr) 237 switch(MI->getOpcode()) { 296 if (candidate->getOpcode() == SP::UNIMP) 308 switch (I->getOpcode()) {
|
/dalvik/dx/src/com/android/dx/rop/code/ |
DexTranslationAdvice.java | 67 opcode.getOpcode() == RegOps.SUB) { 77 switch (opcode.getOpcode()) {
|
Insn.java | 124 public final Rop getOpcode() { 157 if (opcode.getOpcode() == RegOps.MARK_LOCAL) { 187 * is just a convenient wrapper for {@code getOpcode().canThrow()}. 279 return opcode == b.getOpcode()
|
/external/dexmaker/src/dx/java/com/android/dx/rop/code/ |
DexTranslationAdvice.java | 67 opcode.getOpcode() == RegOps.SUB) { 77 switch (opcode.getOpcode()) {
|
Insn.java | 124 public final Rop getOpcode() { 157 if (opcode.getOpcode() == RegOps.MARK_LOCAL) { 187 * is just a convenient wrapper for {@code getOpcode().canThrow()}. 279 return opcode == b.getOpcode()
|
/dalvik/dx/src/com/android/dx/ssa/ |
LiteralOpUpgrader.java | 97 Rop opcode = originalRopInsn.getOpcode(); 114 RegOps.flippedIfOpcode(opcode.getOpcode()), null); 117 opcode.getOpcode(), null); 148 Rop opcode = originalRopInsn.getOpcode(); 152 opcode.getOpcode() != RegOps.CONST) { 160 if (opcode.getOpcode() == RegOps.MOVE_RESULT_PSEUDO) {
|
/external/dexmaker/src/dx/java/com/android/dx/ssa/ |
LiteralOpUpgrader.java | 97 Rop opcode = originalRopInsn.getOpcode(); 114 RegOps.flippedIfOpcode(opcode.getOpcode()), null); 117 opcode.getOpcode(), null); 148 Rop opcode = originalRopInsn.getOpcode(); 152 opcode.getOpcode() != RegOps.CONST) { 160 if (opcode.getOpcode() == RegOps.MOVE_RESULT_PSEUDO) {
|
/external/llvm/include/llvm/ |
InstrTypes.h | 118 return I->getOpcode() == Instruction::Alloca || 119 I->getOpcode() == Instruction::Load || 120 I->getOpcode() == Instruction::VAArg || 121 I->getOpcode() == Instruction::ExtractValue || 122 (I->getOpcode() >= CastOpsBegin && I->getOpcode() < CastOpsEnd); 328 BinaryOps getOpcode() const { 329 return static_cast<BinaryOps>(Instruction::getOpcode()); 598 Instruction::CastOps getOpcode() const { 599 return Instruction::CastOps(Instruction::getOpcode()); [all...] |
/external/llvm/lib/Target/PowerPC/ |
PPCCTRLoops.cpp | 181 if (MI->getOpcode() == PPC::CMPWI || MI->getOpcode() == PPC::CMPDI) { 184 } else if (MI->getOpcode() == PPC::CMPLWI || MI->getOpcode() == PPC::CMPLDI) { 297 if (LastI->getOpcode() != PPC::BCC) 374 if (DefInstr && (DefInstr->getOpcode() == PPC::ORI8 || 375 DefInstr->getOpcode() == PPC::ORI)) { 379 if (DefInstr2 && (DefInstr2->getOpcode() == PPC::LIS8 || 380 DefInstr2->getOpcode() == PPC::LIS)) { 392 } else if (DefInstr && (DefInstr->getOpcode() == PPC::LI8 | [all...] |
/external/llvm/lib/Analysis/ |
PHITransAddr.cpp | 34 if (Inst->getOpcode() == Instruction::Add && 200 return AddAsInput(ConstantExpr::getCast(Cast->getOpcode(), 208 if (CastI->getOpcode() == Cast->getOpcode() && 262 if (Inst->getOpcode() == Instruction::Add && 274 if (BOp->getOpcode() == Instruction::Add) 303 if (BO->getOpcode() == Instruction::Add && 391 CastInst *New = CastInst::Create(Cast->getOpcode(), 425 if (Inst->getOpcode() == Instruction::Add &&
|
/external/llvm/lib/Target/Hexagon/ |
HexagonPeephole.cpp | 129 if (!DisableOptSZExt && MI->getOpcode() == Hexagon::SXTW) { 150 if (MI->getOpcode() == Hexagon::LSRd_ri) { 165 (MI->getOpcode() == Hexagon::NOT_p)) { 235 int NewOp = QII->getInvertedPredicatedOpcode(MI->getOpcode()); 245 unsigned Op = MI->getOpcode();
|
/external/llvm/lib/Transforms/InstCombine/ |
InstCombineSelect.cpp | 85 switch (I->getOpcode()) { 105 switch (I->getOpcode()) { 145 return CastInst::Create(Instruction::CastOps(TI->getOpcode()), NewSI, 188 return BinaryOperator::Create(BO->getOpcode(), MatchOp, NewSI); 190 return BinaryOperator::Create(BO->getOpcode(), NewSI, MatchOp); 234 BinaryOperator *BO = BinaryOperator::Create(TVI_BO->getOpcode(), 269 BinaryOperator *BO = BinaryOperator::Create(FVI_BO->getOpcode(), 303 return SimplifyBinOp(B->getOpcode(), RepOp, B->getOperand(1), TD, TLI); 305 return SimplifyBinOp(B->getOpcode(), B->getOperand(0), RepOp, TD, TLI); 340 return ConstantFoldInstOperands(I->getOpcode(), I->getType() [all...] |
InstCombineAndOrXor.cpp | 140 switch (Op->getOpcode()) { 353 switch (LHSI->getOpcode()) { [all...] |
/external/llvm/lib/Target/CellSPU/ |
SPUISelDAGToDAG.cpp | 321 switch (N.getOpcode()) { 344 switch (Op0.getOpcode()) { 401 unsigned Opc = N.getOpcode(); 420 if ((Op0.getOpcode() == SPUISD::Hi && Op1.getOpcode() == SPUISD::Lo) 421 || (Op1.getOpcode() == SPUISD::Hi && Op0.getOpcode() == SPUISD::Lo)) { 425 } else if (Op1.getOpcode() == ISD::Constant 426 || Op1.getOpcode() == ISD::TargetConstant) { 430 if (Op0.getOpcode() == ISD::FrameIndex) [all...] |
/external/llvm/lib/Target/XCore/ |
XCoreRegisterInfo.cpp | 137 if (Old->getOpcode() == XCore::ADJCALLSTACKDOWN) { 142 assert(Old->getOpcode() == XCore::ADJCALLSTACKUP); 211 bool isKill = MI.getOpcode() == XCore::STWFI && MI.getOperand(0).isKill(); 227 switch (MI.getOpcode()) { 248 switch (MI.getOpcode()) { 275 switch (MI.getOpcode()) {
|