Home | History | Annotate | Download | only in TableGen
      1 // RUN: llvm-tblgen %s | FileCheck %s
      2 
      3 class Instr<list<dag> pat> {
      4   list<dag> Pattern = pat;
      5 }
      6 
      7 class Reg {
      8   int a = 3;
      9 }
     10 
     11 def VR128 : Reg;
     12 def mem_frag;
     13 def set;
     14 def addr;
     15 def shufp : Reg;
     16 
     17 multiclass shuffle<Reg RC> {
     18   def rri : Instr<[(set RC:$dst, (shufp:$src3
     19                                        RC:$src1, RC:$src2))]>;
     20 }
     21 
     22 // CHECK: shufp:src3
     23 defm ADD : shuffle<VR128>;
     24