/external/llvm/lib/Target/Sparc/ |
SparcFrameLowering.cpp | 38 int NumBytes = (int) MFI->getStackSize(); 47 NumBytes += 92; 51 NumBytes = (NumBytes + 7) & ~7; 52 NumBytes = -NumBytes; 54 if (NumBytes >= -4096) { 56 .addReg(SP::O6).addImm(NumBytes); 60 unsigned OffHi = (unsigned)NumBytes >> 10U; 64 .addReg(SP::G1).addImm(NumBytes & ((1 << 10)-1)) [all...] |
/external/llvm/lib/Target/AArch64/MCTargetDesc/ |
AArch64AsmBackend.cpp | 180 unsigned NumBytes = getFixupKindInfo(Fixup.getKind()).TargetSize / 8; 185 assert(Offset + NumBytes <= DataSize && "Invalid fixup offset!"); 189 for (unsigned i = 0; i != NumBytes; ++i) {
|
/external/llvm/lib/Target/Mips/MCTargetDesc/ |
MipsAsmBackend.cpp | 114 unsigned NumBytes = (getFixupKindInfo(Kind).TargetSize + 7) / 8; 133 for (unsigned i = 0; i != NumBytes; ++i) { 143 for (unsigned i = 0; i != NumBytes; ++i) {
|
/external/llvm/lib/Target/MSP430/ |
MSP430FrameLowering.cpp | 54 uint64_t NumBytes = 0; 58 NumBytes = FrameSize - MSP430FI->getCalleeSavedFrameSize(); 63 MFI->setOffsetAdjustment(-NumBytes); 79 NumBytes = StackSize - MSP430FI->getCalleeSavedFrameSize(); 88 if (NumBytes) { // adjust stack pointer: SPW -= numbytes 91 //NumBytes -= mergeSPUpdates(MBB, MBBI, true); 94 // mergeSPUpdatesDown(MBB, MBBI, &NumBytes); 96 if (NumBytes) { 99 .addReg(MSP430::SPW).addImm(NumBytes); [all...] |
MSP430ISelLowering.cpp | 476 unsigned NumBytes = CCInfo.getNextStackOffset(); 478 Chain = DAG.getCALLSEQ_START(Chain ,DAG.getConstant(NumBytes, 584 DAG.getConstant(NumBytes, getPointerTy(), true), [all...] |
/external/llvm/lib/Target/ARM/ |
Thumb1FrameLowering.cpp | 41 int NumBytes, unsigned MIFlags = MachineInstr::NoFlags) { 42 emitThumbRegPlusImmediate(MBB, MBBI, dl, ARM::SP, ARM::SP, NumBytes, TII, 92 unsigned NumBytes = MFI->getStackSize(); 99 NumBytes = (NumBytes + 3) & ~3; 100 MFI->setStackSize(NumBytes); 112 if (NumBytes != 0) 113 emitSPUpdate(MBB, MBBI, TII, dl, *RegInfo, -NumBytes, 159 unsigned DPRCSOffset = NumBytes - (GPRCS1Size + GPRCS2Size + DPRCSSize); 165 NumBytes); [all...] |
ARMExpandPseudoInsts.cpp | [all...] |
ARMFrameLowering.cpp | 122 int NumBytes, unsigned MIFlags = MachineInstr::NoFlags, 125 emitARMRegPlusImmediate(MBB, MBBI, dl, ARM::SP, ARM::SP, NumBytes, 128 emitT2RegPlusImmediate(MBB, MBBI, dl, ARM::SP, ARM::SP, NumBytes, 145 unsigned NumBytes = MFI->getStackSize(); 161 // Allocate the vararg register save area. This is not counted in NumBytes. 167 if (NumBytes != 0) 168 emitSPUpdate(isARM, MBB, MBBI, dl, TII, -NumBytes, 234 unsigned DPRCSOffset = NumBytes - (GPRCS1Size + GPRCS2Size + DPRCSSize); 239 NumBytes); 259 // Adjust NumBytes to represent the stack slots below the DPRCS2 area [all...] |
ARMFastISel.cpp | 212 unsigned &NumBytes, 217 unsigned &NumBytes, bool isVarArg); [all...] |
ARMISelDAGToDAG.cpp | [all...] |
/external/llvm/lib/Target/Hexagon/ |
HexagonFrameLowering.cpp | 91 int NumBytes = (int) MFI->getStackSize(); 147 if (NumBytes >= ALLOCFRAME_MAX) { 153 HEXAGON_RESERVED_REG_1).addImm(NumBytes); 159 BuildMI(MBB, InsertPt, dl, TII.get(Hexagon::ALLOCFRAME)).addImm(NumBytes); 186 int NumBytes = (int) MFI->getStackSize(); 198 .addImm(NumBytes); 200 BuildMI(MBB, MBBI, dl, TII.get(Hexagon::DEALLOCFRAME)).addImm(NumBytes);
|
HexagonISelLowering.cpp | 448 unsigned NumBytes = CCInfo.getNextStackOffset(); 515 Chain = DAG.getCALLSEQ_START(Chain, DAG.getConstant(NumBytes, 590 Chain = DAG.getCALLSEQ_END(Chain, DAG.getIntPtrConstant(NumBytes, true), [all...] |
/external/llvm/utils/TableGen/ |
DAGISelMatcherEmitter.cpp | 105 unsigned NumBytes = 0; 108 ++NumBytes; 110 return NumBytes+1; 122 unsigned NumBytes = 0; 126 ++NumBytes; 132 return NumBytes+1;
|
/external/llvm/lib/Support/ |
raw_ostream.cpp | 301 size_t NumBytes = OutBufEnd - OutBufCur; 307 size_t BytesToWrite = Size - (Size % NumBytes); 320 copy_to_buffer(Ptr, NumBytes); 322 return write(Ptr + NumBytes, Size - NumBytes);
|
/external/llvm/lib/Target/ARM/MCTargetDesc/ |
ARMAsmBackend.cpp | 610 unsigned NumBytes = getFixupKindNumBytes(Fixup.getKind()); 615 assert(Offset + NumBytes <= DataSize && "Invalid fixup offset!"); 620 for (unsigned i = 0; i != NumBytes; ++i)
|
/external/clang/lib/CodeGen/ |
CGRecordLayoutBuilder.cpp | 175 llvm::Type *getByteArrayType(CharUnits NumBytes); 178 void AppendBytes(CharUnits numBytes); 740 CharUnits NumBytes = AlignedNonVirtualTypeSize - AlignedNextFieldOffset; 741 FieldTypes.push_back(getByteArrayType(NumBytes)); 906 llvm::Type *CGRecordLayoutBuilder::getByteArrayType(CharUnits numBytes) { 907 assert(!numBytes.isZero() && "Empty byte arrays aren't allowed."); 910 if (numBytes > CharUnits::One()) 911 Ty = llvm::ArrayType::get(Ty, numBytes.getQuantity()); 916 void CGRecordLayoutBuilder::AppendBytes(CharUnits numBytes) { 917 if (numBytes.isZero() [all...] |
/external/llvm/lib/CodeGen/AsmPrinter/ |
DwarfCompileUnit.cpp | 619 int NumBytes = FltVal.getBitWidth() / 8; // 8 bits per byte. 622 int Start = (LittleEndian ? 0 : NumBytes - 1); 623 int Stop = (LittleEndian ? NumBytes : -1); 671 int NumBytes = Val.getBitWidth() / 8; // 8 bits per byte. 675 for (int i = 0; i < NumBytes; i++) { 680 c = Ptr64[(NumBytes - 1 - i) / 8] >> (8 * ((NumBytes - 1 - i) & 7)); [all...] |
AsmPrinter.cpp | [all...] |
/external/llvm/lib/MC/ |
MCAsmStreamer.cpp | 203 virtual void EmitFill(uint64_t NumBytes, uint8_t FillValue, 740 /// EmitFill - Emit NumBytes bytes worth of the value specified by 742 void MCAsmStreamer::EmitFill(uint64_t NumBytes, uint8_t FillValue, 744 if (NumBytes == 0) return; 748 OS << ZeroDirective << NumBytes; 756 MCStreamer::EmitFill(NumBytes, FillValue, AddrSpace); [all...] |
/external/llvm/lib/Target/MBlaze/ |
MBlazeISelLowering.cpp | 717 unsigned NumBytes = CCInfo.getNextStackOffset(); 720 if (isVarArg && NumBytes < 24) NumBytes = 24; 722 Chain = DAG.getCALLSEQ_START(Chain, DAG.getIntPtrConstant(NumBytes, true)); 831 Chain = DAG.getCALLSEQ_END(Chain, DAG.getIntPtrConstant(NumBytes, true), [all...] |
/external/llvm/lib/Transforms/Scalar/ |
LoopIdiomRecognize.cpp | [all...] |
/external/llvm/lib/Target/NVPTX/ |
NVPTXAsmPrinter.cpp | [all...] |
/external/llvm/lib/Target/X86/ |
X86FastISel.cpp | [all...] |
/external/llvm/lib/Target/XCore/ |
XCoreISelLowering.cpp | [all...] |
/external/llvm/lib/Transforms/InstCombine/ |
InstCombineAndOrXor.cpp | [all...] |