Home | History | Annotate | Download | only in mips
      1 %default {"preinstr":"", "st_result":"STORE64_F(fv0, fv0f, rOBJ)"}
      2     /*
      3      * Generic 32bit-to-64bit unary operation.  Provide an "instr" line
      4      * that specifies an instruction that performs "result = op a0", where
      5      * "result" is a 64-bit quantity in a0/a1.
      6      *
      7      * For: int-to-double, float-to-long, float-to-double
      8      */
      9     /* unop vA, vB */
     10     GET_OPA4(rOBJ)                         #  rOBJ <- A+
     11     GET_OPB(a3)                            #  a3 <- B
     12 #ifdef SOFT_FLOAT
     13     GET_VREG(a0, a3)                       #  a0 <- vB
     14 #else
     15     GET_VREG_F(fa0, a3)
     16 #endif
     17     EAS2(rOBJ, rFP, rOBJ)                  #  rOBJ <- &fp[A]
     18     FETCH_ADVANCE_INST(1)                  #  advance rPC, load rINST
     19     $preinstr                              #  optional op
     20 #ifdef SOFT_FLOAT
     21     $instr                                 #  result <- op, a0-a3 changed
     22 
     23 .L${opcode}_set_vreg:
     24     STORE64(rRESULT0, rRESULT1, rOBJ)      #  vA/vA+1 <- a0/a1
     25 #else
     26     $instr_f
     27 
     28 .L${opcode}_set_vreg:
     29     $st_result                             #  vA/vA+1 <- a0/a1
     30 #endif
     31     GET_INST_OPCODE(t0)                    #  extract opcode from rINST
     32     GOTO_OPCODE(t0)                        #  jump to next instruction
     33     /* 10-11 instructions */
     34