Home | History | Annotate | Download | only in mips
      1 %verify "executed"
      2     /*
      3      * Array get, 64 bits.  vAA <- vBB[vCC].
      4      *
      5      * Arrays of long/double are 64-bit aligned.
      6      */
      7     /* aget-wide vAA, vBB, vCC */
      8     FETCH(a0, 1)                           #  a0 <- CCBB
      9     GET_OPA(rOBJ)                          #  rOBJ <- AA
     10     and       a2, a0, 255                  #  a2 <- BB
     11     srl       a3, a0, 8                    #  a3 <- CC
     12     GET_VREG(a0, a2)                       #  a0 <- vBB (array object)
     13     GET_VREG(a1, a3)                       #  a1 <- vCC (requested index)
     14     # null array object?
     15     beqz      a0, common_errNullObject     #  yes, bail
     16     LOAD_base_offArrayObject_length(a3, a0) #  a3 <- arrayObj->length
     17     EAS3(a0, a0, a1)                       #  a0 <- arrayObj + index*width
     18     bgeu      a1, a3, common_errArrayIndex #  index >= length, bail
     19 
     20 .L${opcode}_finish:
     21     FETCH_ADVANCE_INST(2)                  #  advance rPC, load rINST
     22     LOAD64_off(a2, a3, a0, offArrayObject_contents)
     23     EAS2(rOBJ, rFP, rOBJ)                  #  rOBJ <- &fp[AA]
     24     GET_INST_OPCODE(t0)                    #  extract opcode from rINST
     25     STORE64(a2, a3, rOBJ)                  #  vAA/vAA+1 <- a2/a3
     26     GOTO_OPCODE(t0)                        #  jump to next instruction
     27 
     28