Home | History | Annotate | Download | only in ARM

Lines Matching refs:Q1

1934       SDValue Q1 = N->getOperand(Vec0Idx + 1);
1935       SrcReg = SDValue(createQRegPairNode(MVT::v4i64, Q0, Q1), 0);