Home | History | Annotate | Download | only in R600

Lines Matching refs:src1

82                                             AMDGPU::ZERO);             // src1
198           unsigned Src1 = BMI->getOperand(
199               TII->getOperandIdx(Opcode, AMDGPU::OpName::src1))
202           (void) Src1;
204               (TRI.getEncodingValue(Src1) & 0xff) < 127)
205             assert(TRI.getHWRegChan(Src0) == TRI.getHWRegChan(Src1));
249         unsigned Src1 = 0;
253           int Src1Idx = TII->getOperandIdx(MI, AMDGPU::OpName::src1);
255             Src1 = MI.getOperand(Src1Idx).getReg();
261           Src1 = TRI.getSubReg(Src1, SubRegIndex);
266           Src1 = TRI.getSubReg(Src0, SubRegIndex1);
301           TII->buildDefaultInstruction(MBB, I, Opcode, DstReg, Src0, Src1);