Home | History | Annotate | Download | only in ARM
      1 ; RUN: llc < %s -march=arm | FileCheck %s
      2 ; RUN: llc < %s -march=arm -mcpu=swift | FileCheck %s
      3 
      4 ; CHECK-LABEL: test1:
      5 ; CHECK: ldr {{.*, \[.*]}}, -r2
      6 ; CHECK-NOT: ldr
      7 define i32 @test1(i32 %a, i32 %b, i32 %c) {
      8         %tmp1 = mul i32 %a, %b          ; <i32> [#uses=2]
      9         %tmp2 = inttoptr i32 %tmp1 to i32*              ; <i32*> [#uses=1]
     10         %tmp3 = load i32* %tmp2         ; <i32> [#uses=1]
     11         %tmp4 = sub i32 %tmp1, %c               ; <i32> [#uses=1]
     12         %tmp5 = mul i32 %tmp4, %tmp3            ; <i32> [#uses=1]
     13         ret i32 %tmp5
     14 }
     15 
     16 ; CHECK-LABEL: test2:
     17 ; CHECK: ldr {{.*, \[.*\]}}, #-16
     18 ; CHECK-NOT: ldr
     19 define i32 @test2(i32 %a, i32 %b) {
     20         %tmp1 = mul i32 %a, %b          ; <i32> [#uses=2]
     21         %tmp2 = inttoptr i32 %tmp1 to i32*              ; <i32*> [#uses=1]
     22         %tmp3 = load i32* %tmp2         ; <i32> [#uses=1]
     23         %tmp4 = sub i32 %tmp1, 16               ; <i32> [#uses=1]
     24         %tmp5 = mul i32 %tmp4, %tmp3            ; <i32> [#uses=1]
     25         ret i32 %tmp5
     26 }
     27