HomeSort by relevance Sort by last modified time
    Searched refs:V0 (Results 26 - 50 of 65) sorted by null

12 3

  /external/llvm/lib/Target/Mips/
Mips16ISelDAGToDAG.cpp 75 unsigned V0, V1, V2, GlobalBaseReg = MipsFI->getGlobalBaseReg();
79 V0 = RegInfo.createVirtualRegister(RC);
83 BuildMI(MBB, I, DL, TII.get(Mips::LiRxImmX16), V0)
87 BuildMI(MBB, I, DL, TII.get(Mips::SllX16), V2).addReg(V0).addImm(16);
MipsLongBranch.cpp 399 BuildMI(MBB, I, DL, TII->get(Mips::LUi), Mips::V0)
401 BuildMI(MBB, I, DL, TII->get(Mips::ADDiu), Mips::V0)
402 .addReg(Mips::V0).addExternalSymbol("_gp_disp", MipsII::MO_ABS_LO);
403 MBB.removeLiveIn(Mips::V0);
Mips16InstrInfo.cpp 189 adjustStackPtrBig(SP, -Remainder, MBB, I, Mips::V0, Mips::V1);
211 adjustStackPtrBig(SP, -FrameSize, MBB, I, Mips::V0, Mips::V1);
  /external/chromium_org/third_party/mesa/src/src/mesa/main/
macros.h 349 #define ASSIGN_4V( V, V0, V1, V2, V3 ) \
351 V[0] = V0; \
479 #define ASSIGN_3V( V, V0, V1, V2 ) \
481 V[0] = V0; \
582 #define ASSIGN_2V( V, V0, V1 ) \
584 V[0] = V0; \
texcompress_fxt1.c 252 #define MAKEIVEC(NV, NC, IV, B, V0, V1) \
259 IV[i] = (V1[i] - V0[i]) * F(i); \
266 B -= IV[i] * V0[i]; \
    [all...]
  /external/mesa3d/src/mesa/main/
macros.h 349 #define ASSIGN_4V( V, V0, V1, V2, V3 ) \
351 V[0] = V0; \
479 #define ASSIGN_3V( V, V0, V1, V2 ) \
481 V[0] = V0; \
582 #define ASSIGN_2V( V, V0, V1 ) \
584 V[0] = V0; \
texcompress_fxt1.c 252 #define MAKEIVEC(NV, NC, IV, B, V0, V1) \
259 IV[i] = (V1[i] - V0[i]) * F(i); \
266 B -= IV[i] * V0[i]; \
    [all...]
  /art/runtime/arch/mips/
context_mips.cc 80 gprs_[V0] = const_cast<uint32_t*>(&gZero);
  /external/llvm/lib/Target/ARM/
ARMISelDAGToDAG.cpp 273 SDNode *createGPRPairNode(EVT VT, SDValue V0, SDValue V1);
274 SDNode *createSRegPairNode(EVT VT, SDValue V0, SDValue V1);
275 SDNode *createDRegPairNode(EVT VT, SDValue V0, SDValue V1);
276 SDNode *createQRegPairNode(EVT VT, SDValue V0, SDValue V1);
279 SDNode *createQuadSRegsNode(EVT VT, SDValue V0, SDValue V1, SDValue V2, SDValue V3);
280 SDNode *createQuadDRegsNode(EVT VT, SDValue V0, SDValue V1, SDValue V2, SDValue V3);
281 SDNode *createQuadQRegsNode(EVT VT, SDValue V0, SDValue V1, SDValue V2, SDValue V3);
    [all...]
  /external/clang/test/CodeGen/
ext-vector.c 282 int4 test15(uint4 V0) {
284 int4 V = !V0;
  /libcore/luni/src/test/java/libcore/java/lang/
ClassCastExceptionTest.java 157 A0, B0, C0, D0, E0, F0, G0, H0, I0, J0, K0, L0, M0, N0, O0, P0, Q0, R0, S0, T0, U0, V0, W0, X0, Y0, Z0,
162 A0, B0, C0, D0, E0, F0, G0, H0, I0, J0, K0, L0, M0, N0, O0, P0, Q0, R0, S0, T0, U0, V0, W0, X0, Y0, Z0,
  /external/clang/lib/Driver/
ToolChains.h 264 bool isIPhoneOSVersionLT(unsigned V0, unsigned V1=0, unsigned V2=0) const {
266 return TargetVersion < VersionTuple(V0, V1, V2);
269 bool isMacosxVersionLT(unsigned V0, unsigned V1=0, unsigned V2=0) const {
271 return TargetVersion < VersionTuple(V0, V1, V2);
  /external/chromium_org/third_party/mesa/src/src/gallium/auxiliary/util/
u_math.h 744 #define ASSIGN_4V( DST, V0, V1, V2, V3 ) \
746 (DST)[0] = (V0); \
  /external/llvm/utils/PerfectShuffle/
PerfectShuffle.cpp 29 static inline unsigned short MakeMask(unsigned V0, unsigned V1,
31 return (V0 << (3*4)) | (V1 << (2*4)) | (V2 << (1*4)) | (V3 << (0*4));
  /external/mesa3d/src/gallium/auxiliary/util/
u_math.h 744 #define ASSIGN_4V( DST, V0, V1, V2, V3 ) \
746 (DST)[0] = (V0); \
  /external/clang/test/Parser/
MicrosoftExtensions.cpp 336 __declspec(property) int V0; // expected-error {{expected '(' after 'property'}}
  /external/llvm/lib/Transforms/InstCombine/
InstCombineAddSub.cpp 393 Value *V0 = I->getOperand(0);
395 if (ConstantFP *C = dyn_cast<ConstantFP>(V0)) {
401 Addend0.set(C, V0);
543 Value *V0 = I->getOperand(0);
545 InstQuota = ((!isa<Constant>(V0) && V0->hasOneUse()) &&
    [all...]
  /external/qemu/target-mips/
machine.c 65 (env->tlb->mmu.r4k.tlb[i].V0 << 3) |
223 env->tlb->mmu.r4k.tlb[i].V0 = (flags >> 3) & 1;
cpu.h 32 uint_fast16_t V0:1;
helper.c 92 if (!(n ? tlb->V1 : tlb->V0))
826 if (tlb->V0) {
  /external/libvpx/libvpx/vp8/common/ppc/
filter_bilinear_altivec.asm 23 .macro load_vfilter V0, V1
24 load_c \V0, vfilter_b, r6, r9, r10
87 vsrh v24, v24, v19 ;# divide v0, v1 by 128
181 hfilter_8 v0, 1
199 load_and_align_8 v0, 1
212 vfilter_16 v0, v1
219 stvx v0, 0, r1
266 hfilter_8 v0, 1
284 load_and_align_8 v0, 1
297 vfilter_16 v0, v
    [all...]
variance_subpixel_altivec.asm 24 .macro load_vfilter V0, V1
25 load_c \V0, vfilter_b, r6, r12, r10
102 vsrh v24, v24, v19 ;# divide v0, v1 by 128
208 hfilter_8 v0, v10, v11, 1
226 load_and_align_16 v0, r3, r4, 1
239 vfilter_16 v0, v1
255 vmrghb v0, v0, v1
263 vperm v0, v0, v1, v1
    [all...]
  /external/llvm/lib/Transforms/Scalar/
Reassociate.cpp 208 Value *V0 = I->getOperand(0);
210 if (isa<ConstantInt>(V0))
211 std::swap(V0, V1);
215 SymbolicPart = V0;
    [all...]
  /external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/i915/
i830_vtbl.c 51 #define EMIT_ATTR( ATTR, STYLE, V0 ) \
56 v0 |= V0; \
84 GLuint v0 = _3DSTATE_VFT0_CMD; local
172 v0 |= VFT0_TEX_COUNT(count);
178 if (v0 != i830->state.Ctx[I830_CTXREG_VF] ||
197 i830->state.Ctx[I830_CTXREG_VF] = v0;
  /external/mesa3d/src/mesa/drivers/dri/i915/
i830_vtbl.c 51 #define EMIT_ATTR( ATTR, STYLE, V0 ) \
56 v0 |= V0; \
84 GLuint v0 = _3DSTATE_VFT0_CMD; local
172 v0 |= VFT0_TEX_COUNT(count);
178 if (v0 != i830->state.Ctx[I830_CTXREG_VF] ||
197 i830->state.Ctx[I830_CTXREG_VF] = v0;

Completed in 1200 milliseconds

12 3