Searched
full:interrupt (Results
351 -
375 of
1559) sorted by null
<<11121314151617181920>>
/prebuilts/ndk/9/platforms/android-18/arch-x86/usr/include/sys/ |
_sigdefs.h | 39 __BIONIC_SIGDEF(INT,2,"Interrupt")
|
/prebuilts/ndk/9/platforms/android-3/arch-arm/usr/include/sys/ |
_sigdefs.h | 34 __BIONIC_SIGDEF(SIGINT,2,"Interrupt")
|
/prebuilts/ndk/9/platforms/android-4/arch-arm/usr/include/sys/ |
_sigdefs.h | 34 __BIONIC_SIGDEF(SIGINT,2,"Interrupt")
|
/prebuilts/ndk/9/platforms/android-5/arch-arm/usr/include/sys/ |
_sigdefs.h | 34 __BIONIC_SIGDEF(SIGINT,2,"Interrupt")
|
/prebuilts/ndk/9/platforms/android-8/arch-arm/usr/include/sys/ |
_sigdefs.h | 34 __BIONIC_SIGDEF(SIGINT,2,"Interrupt")
|
/prebuilts/ndk/9/platforms/android-9/arch-arm/usr/include/sys/ |
_sigdefs.h | 39 __BIONIC_SIGDEF(INT,2,"Interrupt")
|
/prebuilts/ndk/9/platforms/android-9/arch-mips/usr/include/asm/dec/ |
kn02xa.h | 57 #include <linux/interrupt.h>
|
/prebuilts/ndk/9/platforms/android-9/arch-x86/usr/include/sys/ |
_sigdefs.h | 39 __BIONIC_SIGDEF(INT,2,"Interrupt")
|
/external/oprofile/doc/ |
internals.xml | 46 regularly sampling the current registers on each CPU (from an interrupt handler, the 47 saved PC value at the time of interrupt is stored), and converting that runtime PC 52 of which task was running at the time of the interrupt, and converting into a file offset 64 reflect reality. In common operation, the time between each sample interrupt is regulated 74 increment once per each event, and generate an interrupt on reaching some pre-defined 83 interrupt after a set number of "events" (in this case an event is one 84 clock cycle). It should be clear that the chances of the interrupt 88 events, providing that the interrupt is tied to the number of events 89 occurring (that is, after N events, an interrupt is generated). 95 counters, then a simpler method is used: the kernel timer interrupt feeds sample [all...] |
/hardware/invensense/60xx/mlsdk/mllite/ |
ml.c | 97 // These describe callbacks happening everythime a DMP interrupt is processed 383 * generates an an interrupt. 387 * @param func Function to be called when a DMP interrupt occurs. 414 * @brief This unregisters a function to be called for each DMP interrupt. 439 * @brief Run the recorded interrupt process callbacks in the event 440 * of an interrupt. 567 // Check if interrupt was from MPU 572 // Take care of the callbacks that want to be notified when there was an MPU interrupt 619 * @brief Enable generation of the DMP interrupt when Motion or no-motion 622 * Boolean to turn the interrupt on or off [all...] |
/libcore/luni/src/main/java/java/util/concurrent/ |
ThreadPoolExecutor.java | 260 * t.interrupt(); 316 * and interrupt in-progress tasks 421 * unnecessary interrupt storms, especially during shutdown. 422 * Otherwise exiting threads would concurrently interrupt those 427 * permission to interrupt and actually interrupting. 522 * have permission to actually interrupt threads in the worker set 523 * (as governed by Thread.interrupt, which relies on 528 * All actual invocations of Thread.interrupt (see 534 * failure to actually interrupt threads may disable or delay full 536 * and failure to actually interrupt will merely delay response t [all...] |
/external/chromium_org/third_party/openssl/openssl/crypto/rand/ |
rand_os2.c | 77 ULONG ulIntrLow; /* Low 32 bits of interrupt time */ 78 ULONG ulIntrHigh; /* High 32 bits of interrupt time */
|
/external/chromium_org/third_party/tcmalloc/chromium/src/ |
profile-handler.h | 33 * This module manages the cpu profile timers and the associated interrupt 38 * Any component interested in receiving a profile timer interrupt can do so by
|
/external/chromium_org/third_party/tcmalloc/vendor/src/ |
profile-handler.h | 33 * This module manages the cpu profile timers and the associated interrupt 38 * Any component interested in receiving a profile timer interrupt can do so by
|
/external/chromium_org/third_party/yasm/source/patched-yasm/modules/objfmts/xdf/tests/ |
xdfprotect.asm | 128 isrP: mov eax, 0xDEADBEEF ; Default Real Mode Interrupt Handler 160 isrR: mov eax, 0xDEADBEEF ; Default Real Mode Interrupt Handler
|
/external/ganymed-ssh2/src/main/java/ch/ethz/ssh2/ |
StreamGobbler.java | 164 Thread.currentThread().interrupt(); 253 Thread.currentThread().interrupt();
|
/external/guava/guava-tests/test/com/google/common/testing/ |
GcFinalizationTest.java | 92 interruptee.interrupt(); 107 assertTrue(e.getMessage().contains("Unexpected interrupt"));
|
/external/kernel-headers/original/asm-mips/dec/ |
ioasic_addrs.h | 79 #define IO_REG_SIR 0x110 /* System Interrupt Register */ 80 #define IO_REG_SIMR 0x120 /* System Interrupt Mask Reg. */
|
/external/kernel-headers/original/asm-x86/ |
vm86.h | 25 #define VIF_MASK 0x00080000 /* virtual interrupt flag */ 26 #define VIP_MASK 0x00100000 /* virtual interrupt pending */
|
/external/kernel-headers/original/linux/ |
hdreg.h | 345 #define SETFEATURES_EN_RI 0x5D /* Enable release interrupt */ 346 #define SETFEATURES_EN_SI 0x5E /* Enable SERVICE interrupt */ 362 #define SETFEATURES_DIS_RI 0xDD /* Disable release interrupt ATAPI */ 364 #define SETFEATURES_DIS_SI 0xDE /* Disable SERVICE interrupt ATAPI */ 523 * 8: SERVICE Interrupt 524 * 7: Release Interrupt 572 * 8: SERVICE Interrupt 573 * 7: Release Interrupt
|
rtc.h | 94 /* interrupt flags */ 102 #include <linux/interrupt.h>
|
wanrouter.h | 34 * UDP PACKET TYPE, Interrupt test, critical values 102 /* Maximum interrupt test counter */ 130 unsigned t16_t26; /* X.25 INTERRUPT timeout, sec (1..255) */ 206 int irq; /* interrupt request level */ 222 char read_mode; /* read mode: Polling or interrupt */ 474 int irq; /* interrupt request level */ 480 unsigned enable_tx_int; /* Transmit Interrupt enabled or not */ 487 char read_mode; /* read mode: Polling or interrupt */
|
/external/openssl/crypto/rand/ |
rand_os2.c | 77 ULONG ulIntrLow; /* Low 32 bits of interrupt time */ 78 ULONG ulIntrHigh; /* High 32 bits of interrupt time */
|
/external/oprofile/module/x86/ |
op_apic.c | 50 /* see Intel Vol.3 Figure 5-2, interrupt gate */ 172 /* mask error interrupt */
|
/external/qemu/ |
cpu-defs.h | 170 /* Number of cycles left, with interrupt flag in high bit. \ 189 /* Core interrupt code */ \
|
Completed in 580 milliseconds
<<11121314151617181920>>