/external/kernel-headers/original/asm-generic/ |
siginfo.h | 159 #define ILL_ILLOPC (__SI_FAULT|1) /* illegal opcode */ 163 #define ILL_PRVOPC (__SI_FAULT|5) /* privileged opcode */
|
/external/llvm/lib/ExecutionEngine/Interpreter/ |
Interpreter.h | 140 // Opcode Implementations 240 GenericValue executeCastOperation(Instruction::CastOps opcode, Value *SrcVal,
|
/external/llvm/lib/Target/Mips/ |
MipsISelDAGToDAG.cpp | 93 unsigned Opcode = Node->getOpcode(); 110 switch(Opcode) {
|
/external/mesa3d/src/gallium/drivers/r300/compiler/ |
radeon_program_pair.c | 176 rc_get_opcode_info(pair->Alpha.Opcode); 191 rc_get_opcode_info(pair->RGB.Opcode);
|
/external/mesa3d/src/mesa/state_tracker/ |
st_mesa_to_tgsi.c | 682 num_dst = _mesa_num_inst_dst_regs( inst->Opcode ); 683 num_src = _mesa_num_inst_src_regs( inst->Opcode ); 694 switch( inst->Opcode ) { 706 translate_opcode( inst->Opcode ), 718 translate_opcode( inst->Opcode ), 729 translate_opcode( inst->Opcode ), 737 translate_opcode( inst->Opcode ), 761 translate_opcode( inst->Opcode ), [all...] |
/external/qemu/distrib/sdl-1.2.15/src/video/Xext/XME/ |
xme.c | 237 int opcode, event, error; local 242 if (!XQueryExtension(dpy, XIGMISC_PROTOCOL_NAME, &opcode, &event, &error))
|
/external/smali/baksmali/src/main/java/org/jf/baksmali/Adaptors/Format/ |
InstructionMethodItem.java | 69 writer.write("#unknown opcode: 0x"); 238 writer.write(instruction.opcode.name);
|
/prebuilts/gcc/linux-x86/host/i686-linux-glibc2.7-4.4.3/sysroot/usr/include/bits/ |
siginfo.h | 155 ILL_ILLOPC = 1, /* Illegal opcode. */ 163 ILL_PRVOPC, /* Privileged opcode. */
|
/prebuilts/gcc/linux-x86/host/i686-linux-glibc2.7-4.6/sysroot/usr/include/bits/ |
siginfo.h | 155 ILL_ILLOPC = 1, /* Illegal opcode. */ 163 ILL_PRVOPC, /* Privileged opcode. */
|
/prebuilts/gcc/linux-x86/host/x86_64-linux-glibc2.7-4.6/sysroot/usr/include/bits/ |
siginfo.h | 155 ILL_ILLOPC = 1, /* Illegal opcode. */ 163 ILL_PRVOPC, /* Privileged opcode. */
|
/system/core/libpixelflinger/ |
pixelflinger.cpp | 580 static void ggl_logicOp(void* con, GGLenum opcode) 583 if ((opcode < GGL_CLEAR) || (opcode > GGL_SET)) { 587 if (c->state.logic_op.opcode != opcode) { 588 c->state.logic_op.opcode = opcode; 801 c->state.logic_op.opcode = GGL_COPY;
|
/dalvik/vm/compiler/codegen/mips/ |
MipsLIR.h | 372 #define isPseudoOpCode(opCode) ((int)(opCode) < 0) 490 /* Bit flags describing the behavior of each native opcode */ 567 /* Struct used to define the snippet positions for each Thumb opcode */ 575 MipsOpCode opcode; member in struct:MipsEncodingMap 605 MipsOpCode opcode; member in struct:MipsLIR
|
/docs/source.android.com/src/devices/tech/dalvik/ |
instruction-formats.jd | 37 opcode within the format. A slashed zero 50 consists of the opcode in the low eight bits and a pair of four-bit 156 starts with the named opcode and is optionally followed by one or 184 indicates which constant pool is being referred to. Each opcode that 186 the opcode reference to figure out the correspondence. The four 219 nominal format for a breakpoint opcode</i></td>
|
/external/chromium_org/sandbox/win/src/ |
policy_low_level_unittest.cc | 18 // Testing that we allow opcode generation on valid string patterns. 50 // The simplest test using LowLevelPolicy it should test a single opcode which 457 // The total per service opcode counts now must take in account one 458 // extra opcode (action opcode) per rule. 473 // Check the type of the first and last opcode of each service.
|
/external/chromium_org/third_party/WebKit/Source/devtools/front_end/ |
FilteredItemSelectionDialog.js | 438 var opcode = opcodes[i]; 439 if (opcode[0] === "equal") 440 ranges.push(new WebInspector.SourceRange(opcode[3], opcode[4] - opcode[3])); 441 else if (opcode[0] !== "insert")
|
/external/chromium_org/third_party/WebKit/Tools/Scripts/ |
display-profiler-output | 44 attr_accessor :bytecodes, :bytecodeIndex, :opcode, :description, :topCounts, :bottomCounts, :machineInlinees, :osrExits 46 def initialize(bytecodes, bytecodeIndex, opcode, description) 49 @opcode = opcode 58 @opcode != "op_call_put_result" 147 @bytecode[index] = Bytecode.new(self, index, subJson["opcode"].to_s, subJson["description"].to_s)
|
/external/chromium_org/third_party/mesa/src/src/gallium/auxiliary/tgsi/ |
tgsi_build.c | 588 instruction.Opcode = TGSI_OPCODE_MOV; 601 tgsi_build_instruction(unsigned opcode, 610 assert (opcode <= TGSI_OPCODE_LAST); 616 instruction.Opcode = opcode; 979 *instruction = tgsi_build_instruction(full_inst->Instruction.Opcode, [all...] |
/external/llvm/lib/IR/ |
ConstantFold.cpp | 70 /// This function determines which opcode to use to fold two constant cast 72 /// the opcode. Consequently its just a wrapper around that function. 76 unsigned opc, ///< opcode of the second cast constant expression 82 assert(CastInst::isCast(opc) && "Invalid cast opcode"); 566 // opcode specified. [all...] |
/external/llvm/lib/Target/NVPTX/ |
NVPTXISelLowering.cpp | 245 const char *NVPTXTargetLowering::getTargetNodeName(unsigned Opcode) const { 246 switch (Opcode) { 752 unsigned opcode = NVPTXISD::StoreParam; local 754 opcode = NVPTXISD::StoreParamU32; 756 opcode = NVPTXISD::StoreParamS32; 757 Chain = DAG.getMemIntrinsicNode(opcode, dl, CopyParamVTs, CopyParamOps, 5, 900 unsigned opcode; local [all...] |
/external/llvm/lib/Target/XCore/Disassembler/ |
XCoreDisassembler.cpp | 289 unsigned Opcode = fieldFromInstruction(Insn, 11, 5); 290 switch (Opcode) { 452 unsigned Opcode = fieldFromInstruction(Insn, 16, 4) | 454 switch (Opcode) { 681 unsigned Opcode = fieldFromInstruction(Insn, 27, 5); 682 switch (Opcode) {
|
/external/llvm/lib/Transforms/Scalar/ |
GVN.cpp | 79 uint32_t opcode; member in struct:__anon22249::Expression 83 Expression(uint32_t o = ~2U) : opcode(o) { } 86 if (opcode != other.opcode) 88 if (opcode == ~0U || opcode == ~1U) 98 return hash_combine(Value.opcode, Value.type, 114 Expression create_cmp_expression(unsigned Opcode, 123 uint32_t lookup_or_add_cmp(unsigned Opcode, CmpInst::Predicate Pred, 165 e.opcode = I->getOpcode() [all...] |
/external/mesa3d/src/gallium/auxiliary/tgsi/ |
tgsi_build.c | 588 instruction.Opcode = TGSI_OPCODE_MOV; 601 tgsi_build_instruction(unsigned opcode, 610 assert (opcode <= TGSI_OPCODE_LAST); 616 instruction.Opcode = opcode; 979 *instruction = tgsi_build_instruction(full_inst->Instruction.Opcode, [all...] |
/sdk/emulator/qtools/ |
thumbdis.cpp | 31 * "decode()" function that maps a thumb instruction to an opcode enum. 42 #include "opcode.h" 48 Opcode opcode; member in struct:thumb_opcode 253 Opcode decode_insn_thumb(uint32_t given) 259 return insn->opcode;
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/r600/ |
r600_shader.c | 55 result is required to be in the w slot, the opcode above may be 361 unsigned opcode = TGSI_OPCODE_BRK; local 363 ctx->inst_info = &cm_shader_tgsi_instruction[opcode]; 365 ctx->inst_info = &eg_shader_tgsi_instruction[opcode]; 367 ctx->inst_info = &r600_shader_tgsi_instruction[opcode]; 412 unsigned opcode = TGSI_OPCODE_CONT; local 415 &cm_shader_tgsi_instruction[opcode]; 418 &eg_shader_tgsi_instruction[opcode]; 421 &r600_shader_tgsi_instruction[opcode]; 1173 unsigned opcode; local 3762 int opcode; local [all...] |
/external/mesa3d/src/gallium/drivers/r600/ |
r600_shader.c | 55 result is required to be in the w slot, the opcode above may be 361 unsigned opcode = TGSI_OPCODE_BRK; local 363 ctx->inst_info = &cm_shader_tgsi_instruction[opcode]; 365 ctx->inst_info = &eg_shader_tgsi_instruction[opcode]; 367 ctx->inst_info = &r600_shader_tgsi_instruction[opcode]; 412 unsigned opcode = TGSI_OPCODE_CONT; local 415 &cm_shader_tgsi_instruction[opcode]; 418 &eg_shader_tgsi_instruction[opcode]; 421 &r600_shader_tgsi_instruction[opcode]; 1173 unsigned opcode; local 3762 int opcode; local [all...] |