HomeSort by relevance Sort by last modified time
    Searched full:setcc (Results 26 - 50 of 141) sorted by null

12 3 4 5 6

  /external/llvm/lib/CodeGen/SelectionDAG/
DAGCombiner.cpp 549 // isSetCCEquivalent - Return true if this node is a setcc, or is a select_cc
550 // that selects between the values 1 and 0, making it equivalent to a setcc.
556 if (N.getOpcode() == ISD::SETCC) {
575 // isOneUseSetCC - Return true if this is a SetCC-equivalent operation with only
    [all...]
SelectionDAGBuilder.h 206 // CC - the condition code to use for the case block's setcc node
214 // TrueBB/FalseBB - the block to branch to if the setcc is true/false.
217 // ThisBB - the block into which to emit the code for the setcc and branches
SelectionDAGDumper.cpp 184 case ISD::SETCC: return "setcc";
284 default: llvm_unreachable("Unknown setcc condition!");
LegalizeIntegerTypes.cpp 70 case ISD::SETCC: Res = PromoteIntRes_SETCC(N); break;
494 // Promote all the way up to the canonical SetCC type.
535 // Get the SETCC result using the canonical SETCC type.
536 SDValue SetCC = DAG.getNode(N->getOpcode(), dl, SVT, LHS, RHS,
541 return DAG.getNode(ISD::TRUNCATE, dl, NVT, SetCC);
    [all...]
LegalizeVectorTypes.cpp 64 case ISD::SETCC: R = ScalarizeVecRes_SETCC(N); break;
309 // Turn it into a scalar SETCC.
310 return DAG.getNode(ISD::SETCC, DL, MVT::i1, LHS, RHS, N->getOperand(2));
336 // Turn it into a scalar SETCC.
337 SDValue Res = DAG.getNode(ISD::SETCC, DL, MVT::i1, LHS, RHS,
513 case ISD::SETCC:
    [all...]
  /external/v8/src/arm/
code-stubs-arm.cc 472 __ and_(exponent, source_, Operand(HeapNumber::kSignMask), SetCC);
705 __ and_(dst2, int_scratch, Operand(HeapNumber::kSignMask), SetCC);
707 __ rsb(int_scratch, int_scratch, Operand::Zero(), SetCC, mi);
726 __ sub(scratch2, dst1, Operand(HeapNumber::kMantissaBitsInTopWord), SetCC);
    [all...]
macro-assembler-arm.cc     [all...]
  /external/llvm/lib/Target/Hexagon/
HexagonISelLowering.h 32 SETCC,
  /external/llvm/include/llvm/CodeGen/
ISDOpcodes.h 320 /// Much like the scalar select and setcc, each bit in the condition selects
333 /// SetCC operator - This evaluates to a true value iff the condition is
339 SETCC,
490 /// compare, rather than as a combined SetCC node. The operands in order
    [all...]
  /external/chromium_org/v8/src/arm/
codegen-arm.cc 175 __ sub(chars, chars, Operand(64), SetCC);
234 __ bic(temp1, chars, Operand(0x3), SetCC);
242 __ bic(temp2, chars, Operand(0x3), SetCC);
254 __ mov(chars, Operand(chars, LSL, 31), SetCC);
338 __ mov(chars, Operand(chars, LSL, 31), SetCC); // bit0 => ne, bit1 => cs
lithium-codegen-arm.cc 831 __ sub(r1, r1, Operand(1), SetCC);
    [all...]
macro-assembler-arm.cc     [all...]
code-stubs-arm.cc 547 __ and_(exponent, source_, Operand(HeapNumber::kSignMask), SetCC);
652 __ rsb(scratch, scratch, Operand(51), SetCC);
829 __ orr(r0, r3, Operand(r2), SetCC);
    [all...]
  /external/llvm/include/llvm/Transforms/Utils/
Local.h 148 /// FoldBranchToCommonDest - If this basic block is ONLY a setcc and a branch,
150 /// setcc into the predecessor and use logical operations to pick the right
  /external/llvm/lib/Target/Mips/
MipsISelLowering.h 151 // DSP setcc and select_cc nodes.
197 /// getSetCCResultType - get the ISD::SETCC result ValueType
MipsISelLowering.cpp 221 // setcc operations results (slt, sgt, ...).
234 // Used by legalize types to correctly generate the setcc result.
235 // Without this, every float setcc comes with a AND/OR with the result,
238 AddPromotedToType(ISD::SETCC, MVT::i1, MVT::i32);
252 setOperationAction(ISD::SETCC, MVT::f32, Custom);
253 setOperationAction(ISD::SETCC, MVT::f64, Custom);
496 // Creates and returns an FPCmp node from a setcc node.
497 // Returns Op if setcc is not a floating point comparison.
499 // must be a SETCC node
500 if (Op.getOpcode() != ISD::SETCC)
    [all...]
Mips16ISelLowering.cpp 504 // setcc r1, r2, r3
567 // setcc r1, r2, r3
632 // setcc r1, r2, r3
  /packages/apps/UnifiedEmail/src/com/android/mail/providers/
Message.java 374 setCc(com.android.emailcommon.mail.Address.pack(mimeMessage.getRecipients(
458 public synchronized void setCc(final String cc) {
  /external/chromium_org/third_party/icu/source/tools/gennorm2/
gennorm2.cpp 220 builder.setCC(c, (uint8_t)value);
  /external/icu4c/tools/gennorm2/
gennorm2.cpp 226 builder.setCC(c, (uint8_t)value);
  /external/v8/test/cctest/
test-assembler-arm.cc 969 __ mov(r1, Operand(r1, ASR, 1), SetCC);
974 __ mov(r2, Operand(r2, ASR, 1), SetCC);
981 __ mov(r3, Operand(r1, ASR, 1), SetCC); // Set the carry.
987 __ mov(r3, Operand(r2, ASR, 1), SetCC); // Unset the carry.
  /frameworks/opt/mms/src/java/com/google/android/mms/pdu/
SendReq.java 145 public void setCc(EncodedStringValue[] value) {
  /packages/apps/UnifiedEmail/tests/src/com/android/mail/compose/
ComposeActivityTest.java 348 refMessage.setCc("testcc@gmail.com");
    [all...]
  /external/llvm/lib/Target/X86/
X86ISelLowering.h 93 /// X86 SetCC. Operand 0 is condition code, and operand 1 is the EFLAGS
95 SETCC,
97 // Same as SETCC except it's materialized with a sbb and the value is all
101 /// X86 FP SETCC, implemented with CMP{cc}SS/CMP{cc}SD.
595 /// getSetCCResultType - Return the value type to use for ISD::SETCC.
    [all...]
  /external/llvm/lib/Target/Sparc/
SparcISelLowering.cpp     [all...]

Completed in 2046 milliseconds

12 3 4 5 6