Home | History | Annotate | Download | only in llvm
      1 This file is a partial list of people who have contributed to the LLVM
      2 project.  If you have contributed a patch or made some other contribution to
      3 LLVM, please submit a patch to this file to add yourself, and it will be
      4 done!
      5 
      6 The list is sorted by surname and formatted to allow easy grepping and
      7 beautification by scripts.  The fields are: name (N), email (E), web-address
      8 (W), PGP key ID and fingerprint (P), description (D), snail-mail address
      9 (S), and (I) IRC handle.
     10 
     11 
     12 N: Vikram Adve
     13 E: vadve (a] cs.uiuc.edu
     14 W: http://www.cs.uiuc.edu/~vadve/
     15 D: The Sparc64 backend, provider of much wisdom, and motivator for LLVM
     16 
     17 N: Owen Anderson
     18 E: resistor (a] mac.com
     19 D: LCSSA pass and related LoopUnswitch work
     20 D: GVNPRE pass, DataLayout refactoring, random improvements
     21 
     22 N: Henrik Bach
     23 D: MingW Win32 API portability layer
     24 
     25 N: Aaron Ballman
     26 E: aaron (a] aaronballman.com
     27 D: __declspec attributes, Windows support, general bug fixing
     28 
     29 N: Nate Begeman
     30 E: natebegeman (a] mac.com
     31 D: PowerPC backend developer
     32 D: Target-independent code generator and analysis improvements
     33 
     34 N: Daniel Berlin
     35 E: dberlin (a] dberlin.org
     36 D: ET-Forest implementation.
     37 D: Sparse bitmap
     38 
     39 N: David Blaikie
     40 E: dblaikie (a] gmail.com
     41 D: General bug fixing/fit & finish, mostly in Clang
     42 
     43 N: Neil Booth
     44 E: neil (a] daikokuya.co.uk
     45 D: APFloat implementation.
     46 
     47 N: Misha Brukman
     48 E: brukman+llvm (a] uiuc.edu
     49 W: http://misha.brukman.net
     50 D: Portions of X86 and Sparc JIT compilers, PowerPC backend
     51 D: Incremental bitcode loader
     52 
     53 N: Cameron Buschardt
     54 E: buschard (a] uiuc.edu
     55 D: The `mem2reg' pass - promotes values stored in memory to registers
     56 
     57 N: Brendon Cahoon
     58 E: bcahoon (a] codeaurora.org
     59 D: Loop unrolling with run-time trip counts.
     60 
     61 N: Chandler Carruth
     62 E: chandlerc (a] gmail.com
     63 E: chandlerc (a] google.com
     64 D: Hashing algorithms and interfaces
     65 D: Inline cost analysis
     66 D: Machine block placement pass
     67 D: SROA
     68 
     69 N: Casey Carter
     70 E: ccarter (a] uiuc.edu
     71 D: Fixes to the Reassociation pass, various improvement patches
     72 
     73 N: Evan Cheng
     74 E: evan.cheng (a] apple.com
     75 D: ARM and X86 backends
     76 D: Instruction scheduler improvements
     77 D: Register allocator improvements
     78 D: Loop optimizer improvements
     79 D: Target-independent code generator improvements
     80 
     81 N: Dan Villiom Podlaski Christiansen
     82 E: danchr (a] gmail.com
     83 E: danchr (a] cs.au.dk
     84 W: http://villiom.dk
     85 D: LLVM Makefile improvements
     86 D: Clang diagnostic & driver tweaks
     87 S: Aarhus, Denmark
     88 
     89 N: Jeff Cohen
     90 E: jeffc (a] jolt-lang.org
     91 W: http://jolt-lang.org
     92 D: Native Win32 API portability layer
     93 
     94 N: John T. Criswell
     95 E: criswell (a] uiuc.edu
     96 D: Original Autoconf support, documentation improvements, bug fixes
     97 
     98 N: Anshuman Dasgupta
     99 E: adasgupt (a] codeaurora.org
    100 D: Deterministic finite automaton based infrastructure for VLIW packetization
    101 
    102 N: Stefanus Du Toit
    103 E: stefanus.du.toit (a] intel.com
    104 D: Bug fixes and minor improvements
    105 
    106 N: Rafael Avila de Espindola
    107 E: rafael.espindola (a] gmail.com
    108 D: The ARM backend
    109 
    110 N: Alkis Evlogimenos
    111 E: alkis (a] evlogimenos.com
    112 D: Linear scan register allocator, many codegen improvements, Java frontend
    113 
    114 N: Hal Finkel
    115 E: hfinkel (a] anl.gov
    116 D: Basic-block autovectorization, PowerPC backend improvements
    117 
    118 N: Ryan Flynn
    119 E: pizza (a] parseerror.com
    120 D: Miscellaneous bug fixes
    121 
    122 N: Brian Gaeke
    123 E: gaeke (a] uiuc.edu
    124 W: http://www.students.uiuc.edu/~gaeke/
    125 D: Portions of X86 static and JIT compilers; initial SparcV8 backend
    126 D: Dynamic trace optimizer
    127 D: FreeBSD/X86 compatibility fixes, the llvm-nm tool
    128 
    129 N: Nicolas Geoffray
    130 E: nicolas.geoffray (a] lip6.fr
    131 W: http://www-src.lip6.fr/homepages/Nicolas.Geoffray/
    132 D: PPC backend fixes for Linux
    133 
    134 N: Louis Gerbarg
    135 D: Portions of the PowerPC backend
    136 
    137 N: Saem Ghani
    138 E: saemghani (a] gmail.com
    139 D: Callgraph class cleanups
    140 
    141 N: Mikhail Glushenkov
    142 E: foldr (a] codedgers.com
    143 D: Author of llvmc2
    144 
    145 N: Dan Gohman
    146 E: dan433584 (a] gmail.com
    147 D: Miscellaneous bug fixes
    148 
    149 N: David Goodwin
    150 E: david (a] goodwinz.net
    151 D: Thumb-2 code generator
    152 
    153 N: David Greene
    154 E: greened (a] obbligato.org
    155 D: Miscellaneous bug fixes
    156 D: Register allocation refactoring
    157 
    158 N: Gabor Greif
    159 E: ggreif (a] gmail.com
    160 D: Improvements for space efficiency
    161 
    162 N: James Grosbach
    163 E: grosbach (a] apple.com
    164 D: SjLj exception handling support
    165 D: General fixes and improvements for the ARM back-end
    166 D: MCJIT
    167 D: ARM integrated assembler and assembly parser
    168 
    169 N: Lang Hames
    170 E: lhames (a] gmail.com
    171 D: PBQP-based register allocator
    172 
    173 N: Gordon Henriksen
    174 E: gordonhenriksen (a] mac.com
    175 D: Pluggable GC support
    176 D: C interface
    177 D: Ocaml bindings
    178 
    179 N: Raul Fernandes Herbster
    180 E: raul (a] dsc.ufcg.edu.br
    181 D: JIT support for ARM
    182 
    183 N: Paolo Invernizzi
    184 E: arathorn (a] fastwebnet.it
    185 D: Visual C++ compatibility fixes
    186 
    187 N: Patrick Jenkins
    188 E: patjenk (a] wam.umd.edu
    189 D: Nightly Tester
    190 
    191 N: Dale Johannesen
    192 E: dalej (a] apple.com
    193 D: ARM constant islands improvements
    194 D: Tail merging improvements
    195 D: Rewrite X87 back end
    196 D: Use APFloat for floating point constants widely throughout compiler
    197 D: Implement X87 long double
    198 
    199 N: Brad Jones
    200 E: kungfoomaster (a] nondot.org
    201 D: Support for packed types
    202 
    203 N: Rod Kay
    204 E: rkay (a] auroraux.org
    205 D: Author of LLVM Ada bindings
    206 
    207 N: Eric Kidd
    208 W: http://randomhacks.net/
    209 D: llvm-config script
    210 
    211 N: Anton Korobeynikov
    212 E: asl (a] math.spbu.ru
    213 D: Mingw32 fixes, cross-compiling support, stdcall/fastcall calling conv.
    214 D: x86/linux PIC codegen, aliases, regparm/visibility attributes
    215 D: Switch lowering refactoring
    216 
    217 N: Sumant Kowshik
    218 E: kowshik (a] uiuc.edu
    219 D: Author of the original C backend
    220 
    221 N: Benjamin Kramer
    222 E: benny.kra (a] gmail.com
    223 D: Miscellaneous bug fixes
    224 
    225 N: Sundeep Kushwaha
    226 E: sundeepk (a] codeaurora.org
    227 D: Implemented DFA-based target independent VLIW packetizer
    228 
    229 N: Christopher Lamb
    230 E: christopher.lamb (a] gmail.com
    231 D: aligned load/store support, parts of noalias and restrict support
    232 D: vreg subreg infrastructure, X86 codegen improvements based on subregs
    233 D: address spaces
    234 
    235 N: Jim Laskey
    236 E: jlaskey (a] apple.com
    237 D: Improvements to the PPC backend, instruction scheduling
    238 D: Debug and Dwarf implementation
    239 D: Auto upgrade mangler
    240 D: llvm-gcc4 svn wrangler
    241 
    242 N: Chris Lattner
    243 E: sabre (a] nondot.org
    244 W: http://nondot.org/~sabre/
    245 D: Primary architect of LLVM
    246 
    247 N: Tanya Lattner (Tanya Brethour)
    248 E: tonic (a] nondot.org
    249 W: http://nondot.org/~tonic/
    250 D: The initial llvm-ar tool, converted regression testsuite to dejagnu
    251 D: Modulo scheduling in the SparcV9 backend
    252 D: Release manager (1.7+)
    253 
    254 N: Sylvestre Ledru
    255 E: sylvestre (a] debian.org
    256 W: http://sylvesre.ledru.info/
    257 D: Debian and Ubuntu packaging
    258 D: Continous integration with jenkins
    259 
    260 N: Andrew Lenharth
    261 E: alenhar2 (a] cs.uiuc.edu
    262 W: http://www.lenharth.org/~andrewl/
    263 D: Alpha backend
    264 D: Sampling based profiling
    265 
    266 N: Nick Lewycky
    267 E: nicholas (a] mxc.ca
    268 D: PredicateSimplifier pass
    269 
    270 N: Tony Linthicum, et. al.
    271 E: tlinth (a] codeaurora.org
    272 D: Backend for Qualcomm's Hexagon VLIW processor.
    273 
    274 N: Bruno Cardoso Lopes
    275 E: bruno.cardoso (a] gmail.com
    276 W: http://www.brunocardoso.org
    277 D: The Mips backend
    278 
    279 N: Duraid Madina
    280 E: duraid (a] octopus.com.au
    281 W: http://kinoko.c.u-tokyo.ac.jp/~duraid/
    282 D: IA64 backend, BigBlock register allocator
    283 
    284 N: John McCall
    285 E: rjmccall (a] apple.com
    286 D: Clang semantic analysis and IR generation
    287 
    288 N: Michael McCracken
    289 E: michael.mccracken (a] gmail.com
    290 D: Line number support for llvmgcc
    291 
    292 N: Vladimir Merzliakov
    293 E: wanderer (a] rsu.ru
    294 D: Test suite fixes for FreeBSD
    295 
    296 N: Scott Michel
    297 E: scottm (a] aero.org
    298 D: Added STI Cell SPU backend.
    299 
    300 N: Kai Nacke
    301 E: kai (a] redstar.de
    302 D: Support for implicit TLS model used with MS VC runtime
    303 D: Dumping of Win64 EH structures
    304 
    305 N: Takumi Nakamura
    306 E: geek4civic (a] gmail.com
    307 E: chapuni (a] hf.rim.or.jp
    308 D: Cygwin and MinGW support.
    309 D: Win32 tweaks.
    310 S: Yokohama, Japan
    311 
    312 N: Edward O'Callaghan
    313 E: eocallaghan (a] auroraux.org
    314 W: http://www.auroraux.org
    315 D: Add Clang support with various other improvements to utils/NewNightlyTest.pl
    316 D: Fix and maintain Solaris & AuroraUX support for llvm, various build warnings
    317 D: and error clean ups.
    318 
    319 N: Morten Ofstad
    320 E: morten (a] hue.no
    321 D: Visual C++ compatibility fixes
    322 
    323 N: Jakob Stoklund Olesen
    324 E: stoklund (a] 2pi.dk
    325 D: Machine code verifier
    326 D: Blackfin backend
    327 D: Fast register allocator
    328 D: Greedy register allocator
    329 
    330 N: Richard Osborne
    331 E: richard (a] xmos.com
    332 D: XCore backend
    333 
    334 N: Devang Patel
    335 E: dpatel (a] apple.com
    336 D: LTO tool, PassManager rewrite, Loop Pass Manager, Loop Rotate
    337 D: GCC PCH Integration (llvm-gcc), llvm-gcc improvements
    338 D: Optimizer improvements, Loop Index Split
    339 
    340 N: Wesley Peck
    341 E: peckw (a] wesleypeck.com
    342 W: http://wesleypeck.com/
    343 D: MicroBlaze backend
    344 
    345 N: Francois Pichet
    346 E: pichet2000 (a] gmail.com
    347 D: MSVC support
    348 
    349 N: Vladimir Prus
    350 W: http://vladimir_prus.blogspot.com
    351 E: ghost (a] cs.msu.su
    352 D: Made inst_iterator behave like a proper iterator, LowerConstantExprs pass
    353 
    354 N: Kalle Raiskila
    355 E: kalle.rasikila (a] nokia.com
    356 D: Some bugfixes to CellSPU
    357 
    358 N: Xerxes Ranby
    359 E: xerxes (a] zafena.se
    360 D: Cmake dependency chain and various bug fixes
    361 
    362 N: Alex Rosenberg
    363 E: alexr (a] leftfield.org
    364 I: arosenberg
    365 D: ARM calling conventions rewrite, hard float support
    366 
    367 N: Chad Rosier
    368 E: mcrosier (a] apple.com
    369 D: ARM fast-isel improvements
    370 D: Performance monitoring
    371 
    372 N: Nadav Rotem
    373 E: nrotem (a] apple.com
    374 D: X86 code generation improvements, Loop Vectorizer.
    375 
    376 N: Roman Samoilov
    377 E: roman (a] codedgers.com
    378 D: MSIL backend
    379 
    380 N: Duncan Sands
    381 E: baldrick (a] free.fr
    382 I: baldrick
    383 D: Ada support in llvm-gcc
    384 D: Dragonegg plugin
    385 D: Exception handling improvements
    386 D: Type legalizer rewrite
    387 
    388 N: Ruchira Sasanka
    389 E: sasanka (a] uiuc.edu
    390 D: Graph coloring register allocator for the Sparc64 backend
    391 
    392 N: Arnold Schwaighofer
    393 E: arnold.schwaighofer (a] gmail.com
    394 D: Tail call optimization for the x86 backend
    395 
    396 N: Shantonu Sen
    397 E: ssen (a] apple.com
    398 D: Miscellaneous bug fixes
    399 
    400 N: Anand Shukla
    401 E: ashukla (a] cs.uiuc.edu
    402 D: The `paths' pass
    403 
    404 N: Michael J. Spencer
    405 E: bigcheesegs (a] gmail.com
    406 D: Shepherding Windows COFF support into MC.
    407 D: Lots of Windows stuff.
    408 
    409 N: Reid Spencer
    410 E: rspencer (a] reidspencer.com
    411 W: http://reidspencer.com/
    412 D: Lots of stuff, see: http://wiki.llvm.org/index.php/User:Reid
    413 
    414 N: Craig Topper
    415 E: craig.topper (a] gmail.com
    416 D: X86 codegen and disassembler improvements. AVX2 support.
    417 
    418 N: Edwin Torok
    419 E: edwintorok (a] gmail.com
    420 D: Miscellaneous bug fixes
    421 
    422 N: Adam Treat
    423 E: manyoso (a] yahoo.com
    424 D: C++ bugs filed, and C++ front-end bug fixes.
    425 
    426 N: Lauro Ramos Venancio
    427 E: lauro.venancio (a] indt.org.br
    428 D: ARM backend improvements
    429 D: Thread Local Storage implementation
    430 
    431 N: Bill Wendling
    432 I: wendling
    433 E: wendling (a] apple.com
    434 D: Release manager
    435 D: Bunches of stuff
    436 
    437 N: Bob Wilson
    438 E: bob.wilson (a] acm.org
    439 D: Advanced SIMD (NEON) support in the ARM backend
    440