/external/llvm/lib/Target/SystemZ/ |
SystemZTargetMachine.cpp | 56 addPass(createSystemZISelDag(getSystemZTargetMachine(), getOptLevel())); 61 if (getOptLevel() != CodeGenOpt::None && 91 if (getOptLevel() != CodeGenOpt::None) 93 if (getOptLevel() != CodeGenOpt::None)
|
/external/llvm/lib/Target/Hexagon/ |
HexagonTargetMachine.cpp | 116 bool NoOpt = (getOptLevel() == CodeGenOpt::None); 121 addPass(createHexagonISelDag(TM, getOptLevel())); 132 if (getOptLevel() != CodeGenOpt::None) 140 if (getOptLevel() != CodeGenOpt::None) 150 if (getOptLevel() != CodeGenOpt::None) 159 bool NoOpt = (getOptLevel() == CodeGenOpt::None);
|
HexagonFrameLowering.cpp | 153 if (hasFP(MF) || MF.getTarget().getOptLevel() == CodeGenOpt::None) {
|
HexagonCopyToCombine.cpp | 425 MF.getTarget().getOptLevel() <= CodeGenOpt::Default;
|
/external/llvm/lib/Target/AArch64/ |
AArch64TargetMachine.cpp | 144 if (TM->getOptLevel() != CodeGenOpt::None && EnableAtomicTidy) 154 if (TM->getOptLevel() != CodeGenOpt::None && EnablePromoteConstant) 156 if (TM->getOptLevel() != CodeGenOpt::None) 158 if (TM->getOptLevel() != CodeGenOpt::None) 165 addPass(createAArch64ISelDag(getAArch64TargetMachine(), getOptLevel())); 170 getOptLevel() != CodeGenOpt::None) 187 if (TM->getOptLevel() != CodeGenOpt::None && EnableAdvSIMDScalar) 194 if (TM->getOptLevel() != CodeGenOpt::None && EnableDeadRegisterElimination) 203 if (TM->getOptLevel() != CodeGenOpt::None && EnableLoadStoreOpt) 212 if (TM->getOptLevel() != CodeGenOpt::None && EnableCollectLOH & [all...] |
/external/llvm/include/llvm/MC/ |
MCCodeGenInfo.h | 44 CodeGenOpt::Level getOptLevel() const { return OptLevel; }
|
/external/llvm/lib/Target/X86/ |
X86TargetMachine.cpp | 135 addPass(createX86ISelDag(getX86TargetMachine(), getOptLevel())); 138 if (getX86Subtarget().isTargetELF() && getOptLevel() != CodeGenOpt::None) 162 if (getOptLevel() != CodeGenOpt::None && getX86Subtarget().hasSSE2()) { 172 if (getOptLevel() != CodeGenOpt::None) {
|
/external/llvm/lib/Target/ARM/ |
ARMTargetMachine.cpp | 168 if (TM->getOptLevel() != CodeGenOpt::None && EnableAtomicTidy) 175 if (TM->getOptLevel() != CodeGenOpt::None) 182 addPass(createARMISelDag(getARMTargetMachine(), getOptLevel())); 192 if (getOptLevel() != CodeGenOpt::None) 194 if (getOptLevel() != CodeGenOpt::None && getARMSubtarget().isCortexA9()) 198 if (getOptLevel() != CodeGenOpt::None && getARMSubtarget().isCortexA15() && 206 if (getOptLevel() != CodeGenOpt::None) { 218 if (getOptLevel() != CodeGenOpt::None) {
|
/external/llvm/lib/Target/MSP430/ |
MSP430TargetMachine.cpp | 59 addPass(createMSP430ISelDag(getMSP430TargetMachine(), getOptLevel()));
|
/external/llvm/lib/Target/PowerPC/ |
PPCTargetMachine.cpp | 103 if (!DisableCTRLoops && getOptLevel() != CodeGenOpt::None) 119 if (!DisableCTRLoops && getOptLevel() != CodeGenOpt::None) 137 if (getOptLevel() != CodeGenOpt::None) 144 if (getOptLevel() != CodeGenOpt::None)
|
/external/llvm/lib/CodeGen/ |
Passes.cpp | 388 if (getOptLevel() != CodeGenOpt::None && !DisableLSR) { 400 if (getOptLevel() != CodeGenOpt::None && !DisableConstantHoisting) 434 if (getOptLevel() != CodeGenOpt::None && !DisableCGP) 503 if (getOptLevel() != CodeGenOpt::None) { 531 if (getOptLevel() != CodeGenOpt::None) 543 if (getOptLevel() != CodeGenOpt::None) { 558 if (getOptLevel() != CodeGenOpt::None) 613 case cl::BOU_UNSET: return getOptLevel() != CodeGenOpt::None;
|
LLVMTargetMachine.cpp | 123 (TM->getOptLevel() == CodeGenOpt::None &&
|
PostRASchedulerList.cpp | 271 if (!ST.enablePostRAScheduler(PassConfig->getOptLevel(), AntiDepMode,
|
TwoAddressInstructionPass.cpp | [all...] |
/external/llvm/lib/Target/XCore/ |
XCoreTargetMachine.cpp | 60 addPass(createXCoreISelDag(getXCoreTargetMachine(), getOptLevel()));
|
/external/llvm/lib/Target/NVPTX/ |
NVPTXTargetMachine.cpp | 142 if (getOptLevel() == CodeGenOpt::Aggressive) 164 addPass(createNVPTXISelDag(getNVPTXTargetMachine(), getOptLevel()));
|
/external/llvm/lib/Target/ |
TargetMachine.cpp | 138 /// getOptLevel - Returns the optimization level: None, Less, 140 CodeGenOpt::Level TargetMachine::getOptLevel() const { 143 return CodeGenInfo->getOptLevel();
|
/external/llvm/include/llvm/CodeGen/ |
Passes.h | 139 CodeGenOpt::Level getOptLevel() const { return TM->getOptLevel(); }
|
/external/llvm/include/llvm/Target/ |
TargetMachine.h | 177 /// getOptLevel - Returns the optimization level: None, Less, 179 CodeGenOpt::Level getOptLevel() const;
|
/external/llvm/lib/Target/Mips/ |
MipsTargetMachine.cpp | 143 if (getOptLevel() == CodeGenOpt::None) {
|
MipsDelaySlotFiller.cpp | 505 if (!DisableDelaySlotFiller && (TM.getOptLevel() != CodeGenOpt::None)) {
|
/frameworks/compile/libbcc/lib/Core/ |
Compiler.cpp | 169 if (mTarget->getOptLevel() == llvm::CodeGenOpt::None) {
|
/frameworks/compile/mclinker/lib/CodeGen/ |
MCLDTargetMachine.cpp | 174 (TM->getOptLevel() == CodeGenOpt::None &&
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/ |
AMDILPeepholeOptimizer.cpp | 166 optLevel = TM.getOptLevel(); [all...] |
/external/mesa3d/src/gallium/drivers/radeon/ |
AMDILPeepholeOptimizer.cpp | 166 optLevel = TM.getOptLevel(); [all...] |