Home | History | Annotate | Download | only in X86
      1 ; RUN: llc < %s -march=x86 -mattr=+sse2,+ssse3 | FileCheck %s
      2 ; There are no MMX operations in @t1
      3 
      4 define void  @t1(i32 %a, x86_mmx* %P) nounwind {
      5        %tmp12 = shl i32 %a, 12
      6        %tmp21 = insertelement <2 x i32> undef, i32 %tmp12, i32 1
      7        %tmp22 = insertelement <2 x i32> %tmp21, i32 0, i32 0
      8        %tmp23 = bitcast <2 x i32> %tmp22 to x86_mmx
      9        store x86_mmx %tmp23, x86_mmx* %P
     10        ret void
     11 
     12 ; CHECK-LABEL: t1:
     13 ; CHECK-NOT: %mm
     14 ; CHECK: shll $12
     15 ; CHECK-NOT: %mm
     16 }
     17 
     18 define <4 x float> @t2(<4 x float>* %P) nounwind {
     19         %tmp1 = load <4 x float>* %P
     20         %tmp2 = shufflevector <4 x float> %tmp1, <4 x float> zeroinitializer, <4 x i32> < i32 4, i32 4, i32 4, i32 0 >
     21         ret <4 x float> %tmp2
     22 
     23 ; CHECK-LABEL: t2:
     24 ; CHECK: pslldq $12
     25 }
     26 
     27 define <4 x float> @t3(<4 x float>* %P) nounwind {
     28         %tmp1 = load <4 x float>* %P
     29         %tmp2 = shufflevector <4 x float> %tmp1, <4 x float> zeroinitializer, <4 x i32> < i32 2, i32 3, i32 4, i32 4 >
     30         ret <4 x float> %tmp2
     31 
     32 ; CHECK-LABEL: t3:
     33 ; CHECK: psrldq $8
     34 }
     35 
     36 define <4 x float> @t4(<4 x float>* %P) nounwind {
     37         %tmp1 = load <4 x float>* %P
     38         %tmp2 = shufflevector <4 x float> zeroinitializer, <4 x float> %tmp1, <4 x i32> < i32 7, i32 0, i32 0, i32 0 >
     39         ret <4 x float> %tmp2
     40 
     41 ; CHECK-LABEL: t4:
     42 ; CHECK: psrldq $12
     43 }
     44 
     45 define <16 x i8> @t5(<16 x i8> %x) nounwind {
     46         %s = shufflevector <16 x i8> %x, <16 x i8> zeroinitializer, <16 x i32> <i32 1, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 17>
     47         ret <16 x i8> %s
     48 
     49 ; CHECK-LABEL: t5:
     50 ; CHECK: psrldq $1
     51 }
     52 
     53 define <16 x i8> @t6(<16 x i8> %x) nounwind {
     54         %s = shufflevector <16 x i8> %x, <16 x i8> undef, <16 x i32> <i32 1, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
     55         ret <16 x i8> %s
     56 
     57 ; CHECK-LABEL: t6:
     58 ; CHECK: palignr $1
     59 }
     60 
     61 define <16 x i8> @t7(<16 x i8> %x) nounwind {
     62         %s = shufflevector <16 x i8> %x, <16 x i8> undef, <16 x i32> <i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 1, i32 2>
     63         ret <16 x i8> %s
     64 
     65 ; CHECK-LABEL: t7:
     66 ; CHECK: pslldq $13
     67 }
     68