Home | History | Annotate | Download | only in ARM

Lines Matching refs:MBB

62 Thumb1RegisterInfo::emitLoadConstPool(MachineBasicBlock &MBB,
69 MachineFunction &MF = *MBB.getParent();
73 Type::getInt32Ty(MBB.getParent()->getFunction()->getContext()), Val);
76 BuildMI(MBB, MBBI, dl, TII.get(ARM::tLDRpci))
88 void emitThumbRegPlusImmInReg(MachineBasicBlock &MBB,
96 MachineFunction &MF = *MBB.getParent();
115 AddDefaultT1CC(BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVi8), LdReg))
118 AddDefaultT1CC(BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVi8), LdReg))
120 AddDefaultT1CC(BuildMI(MBB, MBBI, dl, TII.get(ARM::tRSB), LdReg))
123 MRI.emitLoadConstPool(MBB, MBBI, dl, LdReg, 0, NumBytes,
129 BuildMI(MBB, MBBI, dl, TII.get(Opc), DestReg);
165 void llvm::emitThumbRegPlusImmediate(MachineBasicBlock &MBB,
227 emitThumbRegPlusImmInReg(MBB, MBBI, dl,
241 AddDefaultT1CC(BuildMI(MBB, MBBI, dl, MCID, DestReg)
245 AddDefaultPred(BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr), DestReg)
259 MachineInstrBuilder MIB = BuildMI(MBB, MBBI, dl, TII.get(Opc), DestReg);
267 MachineInstrBuilder MIB = BuildMI(MBB, MBBI, dl, TII.get(Opc), DestReg);
290 AddDefaultPred(AddDefaultT1CC(BuildMI(MBB, MBBI, dl, MCID, DestReg))
299 static void emitThumbConstant(MachineBasicBlock &MBB,
311 AddDefaultPred(AddDefaultT1CC(BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVi8),
315 emitThumbRegPlusImmediate(MBB, MBBI, dl, DestReg, DestReg, Imm, TII, MRI);
318 AddDefaultPred(AddDefaultT1CC(BuildMI(MBB, MBBI, dl, MCID, DestReg))
348 MachineBasicBlock &MBB = *MI.getParent();
350 MachineInstrBuilder MIB(*MBB.getParent(), &MI);
403 emitThumbRegPlusImmediate(MBB, II, dl, DestReg, FrameReg, Offset, TII,
405 MBB.erase(II);
423 emitThumbRegPlusImmediate(MBB, NII, dl, DestReg, DestReg, Offset, TII,
429 emitThumbConstant(MBB, II, DestReg, Offset, TII, *this, dl);
505 Thumb1RegisterInfo::saveScavengerRegister(MachineBasicBlock &MBB,
515 const TargetInstrInfo &TII = *MBB.getParent()->getTarget().getInstrInfo();
517 AddDefaultPred(BuildMI(MBB, I, DL, TII.get(ARM::tMOVr))
547 AddDefaultPred(BuildMI(MBB, UseMI, DL, TII.get(ARM::tMOVr)).
559 MachineBasicBlock &MBB = *MI.getParent();
560 MachineFunction &MF = *MBB.getParent();
565 MachineInstrBuilder MIB(*MBB.getParent(), &MI);
630 emitThumbRegPlusImmInReg(MBB, II, dl, TmpReg, FrameReg,
633 emitLoadConstPool(MBB, II, dl, TmpReg, 0, Offset);
637 emitThumbRegPlusImmediate(MBB, II, dl, TmpReg, FrameReg, Offset, TII,
654 emitThumbRegPlusImmInReg(MBB, II, dl, VReg, FrameReg,
657 emitLoadConstPool(MBB, II, dl, VReg, 0, Offset);
661 emitThumbRegPlusImmediate(MBB, II, dl, VReg, FrameReg, Offset, TII,