/external/llvm/include/llvm/CodeGen/ |
ISDOpcodes.h | 481 /// FNEG, FABS, FSQRT, FSIN, FCOS, FPOWI, FPOW, 485 FNEG, FABS, FSQRT, FSIN, FCOS, FPOWI, FPOW, 489 /// FSINCOS - Compute both fsin and fcos as a single operation. [all...] |
/ndk/sources/host-tools/nawk-20071023/ |
awk.h | 123 #define FSIN 9
|
lex.c | 79 { "sin", FSIN, BLTIN },
|
run.c | [all...] |
/external/llvm/lib/CodeGen/ |
BasicTargetTransformInfo.cpp | 556 case Intrinsic::sin: ISD = ISD::FSIN; break;
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
SelectionDAGDumper.cpp | 145 case ISD::FSIN: return "fsin";
|
LegalizeFloatTypes.cpp | 94 case ISD::FSIN: R = SoftenFloatRes_FSIN(N); break; [all...] |
LegalizeVectorOps.cpp | 278 case ISD::FSIN: [all...] |
LegalizeVectorTypes.cpp | 92 case ISD::FSIN: 608 case ISD::FSIN: [all...] |
LegalizeDAG.cpp | [all...] |
SelectionDAGBuilder.cpp | [all...] |
DAGCombiner.cpp | 504 case ISD::FSIN: 578 case ISD::FSIN: [all...] |
/external/llvm/lib/Target/Hexagon/ |
HexagonISelLowering.cpp | [all...] |
/external/llvm/lib/Target/R600/ |
R600ISelLowering.cpp | 64 setOperationAction(ISD::FSIN, MVT::f32, Custom); 578 case ISD::FSIN: return LowerTrig(Op, DAG); [all...] |
AMDGPUISelLowering.cpp | 349 setOperationAction(ISD::FSIN, VT, Expand); [all...] |
/external/llvm/lib/Target/Sparc/ |
SparcISelLowering.cpp | [all...] |
/external/llvm/lib/Target/X86/ |
X86ISelLowering.cpp | 677 setOperationAction(ISD::FSIN , MVT::f64, Expand); 680 setOperationAction(ISD::FSIN , MVT::f32, Expand); 707 setOperationAction(ISD::FSIN , MVT::f32, Expand); 719 setOperationAction(ISD::FSIN , MVT::f64, Expand); 735 setOperationAction(ISD::FSIN , MVT::f64, Expand); 736 setOperationAction(ISD::FSIN , MVT::f32, Expand); [all...] |
/external/llvm/lib/Target/AArch64/ |
AArch64ISelLowering.cpp | 170 setOperationAction(ISD::FSIN, MVT::f128, Expand); 272 setOperationAction(ISD::FSIN, MVT::f32, Expand); 273 setOperationAction(ISD::FSIN, MVT::f64, Expand); 404 setOperationAction(ISD::FSIN, MVT::v1f64, Expand); 494 setOperationAction(ISD::FSIN, VT.getSimpleVT(), Expand); [all...] |
/external/chromium_org/third_party/mesa/src/src/mesa/x86/ |
assyntax.h | [all...] |
/external/llvm/lib/Target/Mips/ |
MipsISelLowering.cpp | 326 setOperationAction(ISD::FSIN, MVT::f32, Expand); 327 setOperationAction(ISD::FSIN, MVT::f64, Expand); [all...] |
/external/mesa3d/src/mesa/x86/ |
assyntax.h | [all...] |
/external/llvm/lib/Target/ARM/ |
ARMISelLowering.cpp | 460 setOperationAction(ISD::FSIN, MVT::v2f64, Expand); 478 setOperationAction(ISD::FSIN, MVT::v4f32, Expand); 495 setOperationAction(ISD::FSIN, MVT::v2f32, Expand); [all...] |
/external/llvm/lib/Target/SystemZ/ |
SystemZISelLowering.cpp | 264 setOperationAction(ISD::FSIN, VT, Expand); [all...] |
/external/llvm/lib/Target/PowerPC/ |
PPCISelLowering.cpp | 162 setOperationAction(ISD::FSIN , MVT::f64, Expand); 168 setOperationAction(ISD::FSIN , MVT::f32, Expand); 444 setOperationAction(ISD::FSIN, VT, Expand); [all...] |