/external/llvm/lib/Target/ARM/ |
ARMTargetTransformInfo.cpp | 516 { ISD::SREM, MVT::v1i64, 1 * FunctionCallDivCost}, 520 { ISD::SREM, MVT::v2i32, 2 * FunctionCallDivCost}, 524 { ISD::SREM, MVT::v4i16, 4 * FunctionCallDivCost}, 528 { ISD::SREM, MVT::v8i8, 8 * FunctionCallDivCost}, 533 { ISD::SREM, MVT::v2i64, 2 * FunctionCallDivCost}, 537 { ISD::SREM, MVT::v4i32, 4 * FunctionCallDivCost}, 541 { ISD::SREM, MVT::v8i16, 8 * FunctionCallDivCost}, 545 { ISD::SREM, MVT::v16i8, 16 * FunctionCallDivCost},
|
/external/llvm/include/llvm/CodeGen/ |
ISDOpcodes.h | 181 ADD, SUB, MUL, SDIV, UDIV, SREM, UREM, [all...] |
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/ |
AMDILISelLowering.cpp | 118 // TODO: Implement custom UREM/SREM routines 119 setOperationAction(ISD::SREM, VT, Expand); 179 setOperationAction(ISD::SREM, MVT::v2i64, Expand); 655 LHS = DAG.getNode(ISD::SREM, DL, INTTY, LHS, RHS); 673 LHS = DAG.getNode(ISD::SREM, DL, INTTY, LHS, RHS);
|
AMDGPUISelLowering.cpp | 90 case ISD::SREM: return LowerSREM(Op, DAG);
|
/external/mesa3d/src/gallium/drivers/radeon/ |
AMDILISelLowering.cpp | 118 // TODO: Implement custom UREM/SREM routines 119 setOperationAction(ISD::SREM, VT, Expand); 179 setOperationAction(ISD::SREM, MVT::v2i64, Expand); 655 LHS = DAG.getNode(ISD::SREM, DL, INTTY, LHS, RHS); 673 LHS = DAG.getNode(ISD::SREM, DL, INTTY, LHS, RHS);
|
AMDGPUISelLowering.cpp | 90 case ISD::SREM: return LowerSREM(Op, DAG);
|
/external/llvm/lib/Target/Hexagon/ |
HexagonISelLowering.cpp | [all...] |
/external/llvm/lib/CodeGen/SelectionDAG/ |
SelectionDAGBuilder.h | 704 void visitSRem(const User &I) { visitBinary(I, ISD::SREM); }
|
SelectionDAGDumper.cpp | 168 case ISD::SREM: return "srem";
|
LegalizeVectorOps.cpp | 243 case ISD::SREM: [all...] |
LegalizeVectorTypes.cpp | 115 case ISD::SREM: 641 case ISD::SREM: [all...] |
FastISel.cpp | [all...] |
SelectionDAG.cpp | [all...] |
LegalizeDAG.cpp | [all...] |
LegalizeIntegerTypes.cpp | 112 case ISD::SREM: Res = PromoteIntRes_SDIV(N); break; [all...] |
/external/llvm/lib/CodeGen/ |
TargetLoweringBase.cpp | [all...] |
/external/llvm/lib/Target/MSP430/ |
MSP430ISelLowering.cpp | 156 setOperationAction(ISD::SREM, MVT::i8, Expand); 162 setOperationAction(ISD::SREM, MVT::i16, Expand); [all...] |
/external/llvm/lib/Target/Mips/ |
MipsSEISelLowering.cpp | 170 setOperationAction(ISD::SREM, MVT::i32, Legal); 215 setOperationAction(ISD::SREM, MVT::i64, Legal); 264 setOperationAction(ISD::SREM, Ty, Legal); [all...] |
MipsISelLowering.cpp | 282 setOperationAction(ISD::SREM, MVT::i32, Expand); 286 setOperationAction(ISD::SREM, MVT::i64, Expand); [all...] |
/external/llvm/lib/Target/AArch64/ |
AArch64FastISel.cpp | [all...] |
AArch64ISelLowering.cpp | 251 setOperationAction(ISD::SREM, MVT::i32, Expand); 252 setOperationAction(ISD::SREM, MVT::i64, Expand); 530 setOperationAction(ISD::SREM, VT.getSimpleVT(), Expand); [all...] |
/external/llvm/lib/Target/R600/ |
AMDGPUISelLowering.cpp | 247 setOperationAction(ISD::SREM, VT, Expand); 303 // TODO: Implement custom UREM / SREM routines. 306 setOperationAction(ISD::SREM, VT, Expand); 535 case ISD::SREM: return LowerSREM(Op, DAG); [all...] |
R600ISelLowering.cpp | 163 setOperationAction(ISD::SREM, MVT::i64, Custom); 871 case ISD::SREM: { [all...] |
/external/llvm/lib/Target/Sparc/ |
SparcISelLowering.cpp | [all...] |
/external/llvm/lib/Target/X86/ |
X86ISelLowering.cpp | 439 setOperationAction(ISD::SREM, VT, Expand); [all...] |