HomeSort by relevance Sort by last modified time
    Searched refs:dX0 (Results 1 - 25 of 28) sorted by null

1 2

  /external/chromium_org/third_party/openmax_dl/dl/sp/src/arm/neon/
armSP_FFT_CToC_SC32_Radix2_fs_unsafe_s.S 78 #define dX0 D0.S32
110 VLD1 dX0,[pSrc],pointStep
116 VHADD dY0,dX0,dX1
117 VHSUB dY1,dX0,dX1
121 VADD dY0,dX0,dX1
122 VSUB dY1,dX0,dX1
omxSP_FFTFwd_RToCCS_S16S32_Sfs_s.S 73 #define dX0 D0.S16
107 VLD1 dX0[0],[pSrc]
108 VMOVL qY0,dX0
128 VMOVL qX0,dX0
135 VLD1 dX0,[pSrc]!
137 VMOVL qX0,dX0
armSP_FFT_CToC_FC32_Radix2_fs_unsafe_s.S 70 #define dX0 D0.F32
102 VLD1 dX0,[pSrc],pointStep
106 VADD dY0,dX0,dX1
107 VSUB dY1,dX0,dX1
omxSP_FFTInv_CCSToR_S32S16_Sfs_s.S 77 #define dX0 D0.S32
116 VLD1 dX0[0],[pDst]
124 VLD1 dX0,[pDst]
131 VLD1 {dX0,dX01},[pDst]!
armSP_FFT_CToC_SC16_Radix2_fs_unsafe_s.S 78 #define dX0 D0.S16
120 VHADD dY0,dX0,dX1
121 VHSUB dY1,dX0,dX1
125 VADD dY0,dX0,dX1
126 VSUB dY1,dX0,dX1
armSP_FFT_CToC_SC16_Radix2_ps_unsafe_s.S 78 #define dX0 D2.S16
124 VLD1 dX0,[pSrc]! @// point0: of set0,set1 of grp0
155 VHSUB dY0,dX0,dX1
156 VHADD dY1,dX0,dX1
162 VSUB dY0,dX0,dX1
163 VADD dY1,dX0,dX1
armSP_FFT_CToC_SC16_Radix2_unsafe_s.S 79 #define dX0 D2.S16
133 VLD2 {dX0,dX1},[pSrc],pointStep @// point0: dX0-real part dX1-img part
157 VHSUB dY0,dX0,dX2
159 VHADD dY2,dX0,dX2
163 VSUB dY0,dX0,dX2
165 VADD dY2,dX0,dX2
armSP_FFT_CToC_SC32_Radix2_unsafe_s.S 81 #define dX0 D2.S32
134 VLD2 {dX0,dX1},[pSrc],pointStep @// point0: dX0-real part dX1-img part
158 VHSUB dY0,dX0,dX2
160 VHADD dY2,dX0,dX2
164 VSUB dY0,dX0,dX2
166 VADD dY2,dX0,dX2
armSP_FFT_CToC_FC32_Radix2_unsafe_s.S 73 #define dX0 D2.F32
127 @// point0: dX0-real part dX1-img part
128 VLD2 {dX0,dX1},[pSrc],pointStep
149 VSUB dY0,dX0,qT0
151 VADD dY2,dX0,qT0
armSP_FFTInv_CCSToR_S32_preTwiddleRadix2_unsafe_s.S 95 #define dX0 D0.S32
157 VLD1 dX0,[pSrc],step
166 VHADD dY0,dX0,dX1 @// [b+d | a+c]
167 VHSUB dY1,dX0,dX1 @// [b-d | a-c]
171 VHSUB dX0,dY0,dY1
175 VSUB dX0,dY0,dY1
182 VST1 dX0[0],[pOut1]!
omxSP_FFTInv_CCSToR_S32_Sfs_s.S 114 #define dX0 D0.S32
174 VLD1 dX0[0],[pSrc]
177 VRSHL dX0,dShift
178 VST1 dX0[0],[pDst]
213 VLD1 dX0,[pSrc]
214 VST1 dX0,[pDst]
373 VLD1 {dX0},[pSrc] @// pSrc contains pDst pointer
375 VRSHL dX0,dShift
376 VST1 {dX0},[pSrc]!
omxSP_FFTFwd_CToC_FC32_Sfs_s.S 83 #define dX0 D0.F32
116 VLD1 dX0,[pSrc]
117 VST1 dX0,[pDst]
armSP_FFTInv_CCSToR_F32_preTwiddleRadix2_unsafe_s.S 88 #define dX0 D0.F32
152 VLD1 dX0,[pSrc],step
162 VADD dY0,dX0,dX1 @// [b+d | a+c]
163 VSUB dY1,dX0,dX1 @// [b-d | a-c]
170 VSUB dX0,dY0,dY1
176 VST1 dX0[0],[pOut1]!
omxSP_FFTFwd_CToC_SC32_Sfs_s.S 99 #define dX0 D0.S32
136 VLD1 dX0,[pSrc]
137 VST1 dX0,[pDst]
319 VLD1 {dX0},[pSrc] @// pSrc contains pDst pointer
321 VRSHL dX0,dShift
322 VST1 {dX0},[pSrc]!
omxSP_FFTInv_CToC_SC32_Sfs_s.S 100 #define dX0 D0.S32
139 VLD1 dX0,[pSrc]
140 VST1 dX0,[pDst]
299 VLD1 {dX0},[pSrc] @// pSrc contains pDst pointer
301 VRSHL dX0,dShift
302 VST1 {dX0},[pSrc]!
omxSP_FFTFwd_RToCCS_S32_Sfs_s.S 108 #define dX0 d0.s32
168 VLD1 dX0[0],[pSrc]
173 VRSHL dX0,dShift
175 VST3 {dX0[0],dzero[0],dZero[0]},[pDst]
197 VLD1 dX0,[pSrc]
198 VST1 dX0,[pOut]
384 VLD1 {dX0},[pSrc] @// pSrc contains pDst pointer
386 VRSHL dX0,dShift
387 VST1 {dX0},[pSrc]!
omxSP_FFTInv_CCSToR_F32_Sfs_s.S 97 #define dX0 D0.F32
164 VLD1 dX0[0],[pSrc]
165 VST1 dX0[0],[pDst]
194 VLD1 dX0,[pSrc]
195 VST1 dX0,[pDst]
omxSP_FFTInv_CToC_FC32_Sfs_s.S 83 #define dX0 D0.F32
125 VLD1 dX0,[pSrc]
126 VST1 dX0,[pDst]
omxSP_FFTFwd_RToCCS_F32_Sfs_s.S 94 #define dX0 d0.f32
154 VLD1 dX0[0],[pSrc]
158 VST3 {dX0[0],dzero[0],dZero[0]},[pDst]
179 VLD1 dX0,[pSrc]
180 VST1 dX0,[pOut]
armSP_FFTInv_CCSToR_S16_preTwiddleRadix2_unsafe_s.S 72 #define dX0 D0.S16
151 VHADD dY0,dX0,dX1 @ [b+d | a+c]
152 VHSUB dY1,dX0,dX1 @ [b-d | a-c]
156 VHSUB dX0,dY0,dY1
160 VSUB dX0,dY0,dY1
166 VST1 dX0[0],[pOut1]!
271 VHADD dY0,dX0,dX1 @ [b+d | a+c]
272 VHSUB dY1,dX0,dX1 @ [b-d | a-c]
276 VHSUB dX0,dY0,dY1
280 VSUB dX0,dY0,dY
    [all...]
omxSP_FFTInv_CCSToR_S16_Sfs_s.S 86 #define dX0 D0.S32
283 VLD1 {dX0[0]},[pSrc] @ pSrc contains pDst pointer
285 VRSHL dX0,dShift
286 VST1 {dX0[0]},[pSrc]!
omxSP_FFTFwd_CToC_SC16_Sfs_s.S 101 #define dX0 D0.S16
342 VRSHL dX0,dShift
  /external/chromium_org/third_party/openmax_dl/dl/sp/src/arm/arm64/
armSP_FFT_CToC_FC32_Radix2_fs_s.S 70 #define dX0 v0.2s
103 LD1 {dX0},[pSrc],pointStep
108 fadd dY0,dX0,dX1
109 fsub dY1,dX0,dX1
armSP_FFT_CToC_FC32_Radix2_s.S 73 #define dX0 v2.2s
130 // point0: dX0-real part dX1-img part
131 LD2 {dX0,dX1},[pSrc],pointStep
152 fsub dY0,dX0,qT0
154 fadd dY2,dX0,qT0
armSP_FFTInv_CCSToR_F32_preTwiddleRadix2_s.S 73 #define dX0 v0.2s
131 ld1 {dX0},[pSrc],step
141 fadd dY0,dX0,dX1 // [b+d | a+c]
142 fsub dY1,dX0,dX1 // [b-d | a-c]
152 fsub dX0,dY0,dY1

Completed in 189 milliseconds

1 2