HomeSort by relevance Sort by last modified time
    Searched refs:isDead (Results 1 - 25 of 61) sorted by null

1 2 3

  /external/llvm/lib/CodeGen/
DeadMachineInstructionElim.cpp 45 bool isDead(const MachineInstr *MI) const;
54 bool DeadMachineInstructionElim::isDead(const MachineInstr *MI) const {
122 if (isDead(MI)) {
MachineInstrBundle.cpp 162 if (MO.isDead()) {
168 if (!MO.isDead())
173 if (!MO.isDead()) {
190 bool isDead = DeadDefSet.count(Reg) || KilledDefSet.count(Reg);
191 MIB.addReg(Reg, getDefRegState(true) | getDeadRegState(isDead) |
319 if (!MO.isDead())
LivePhysRegs.cpp 74 if (!O->isDead())
PHIElimination.cpp 233 bool isDead = MPhi->getOperand(0).isDead();
301 if (isDead) {
329 if (DestLI.endIndex().isDead()) {
MachineInstr.cpp 129 bool isKill, bool isDead, bool isUndef,
149 IsDead = isDead;
274 if (isDef() || isKill() || isDead() || isImplicit() || isUndef() ||
300 if (isDead()) {
835 if (Check == CheckKillDead && MO.isDead() != OMO.isDead())
    [all...]
TailDuplication.cpp 102 void UpdateSuccessorsPHIs(MachineBasicBlock *FromBB, bool isDead,
231 bool isDead = MBB->pred_empty() && !MBB->hasAddressTaken();
233 UpdateSuccessorsPHIs(MBB, isDead, TDBBs, Succs);
236 if (isDead) {
462 TailDuplicatePass::UpdateSuccessorsPHIs(MachineBasicBlock *FromBB, bool isDead,
485 if (isDead) {
    [all...]
RegAllocFast.cpp 642 } else if (MO.isDead()) {
653 } else if (MO.isDead()) {
669 bool Dead = MO.isDead();
    [all...]
MachineCSE.cpp 249 if (!MO.isDead() && !isPhysDefTriviallyDead(Reg, I, MBB->end()))
534 if (MO.isImplicit() && !MO.isDead() && CSMI->getOperand(i).isDead())
LiveInterval.cpp 54 assert(!Def.isDead() && "Cannot define a value at the dead slot");
362 bool isDead = true;
365 isDead = false;
368 if (isDead) {
LiveIntervalAnalysis.cpp     [all...]
MachineLICM.cpp 454 if (!MO.isDead())
    [all...]
  /packages/inputmethods/LatinIME/java/src/com/android/inputmethod/event/
DeadKeyCombiner.java 40 if (event.isDead()) {
Event.java 250 public boolean isDead() {
  /external/llvm/include/llvm/CodeGen/
MachineOperand.h 81 /// IsDef/IsImp/IsKill/IsDead flags - These are only valid for MO_Register
96 /// IsDead - True if this register is never used by a subsequent instruction.
98 bool IsDead : 1;
289 bool isDead() const {
291 return IsDead;
380 IsDead = Val;
532 /// operand. Note: This method ignores isKill and isDead properties.
551 bool isKill = false, bool isDead = false,
577 bool isKill = false, bool isDead = false,
583 assert(!(isDead && !isDef) && "Dead flag on non-def")
    [all...]
MachineInstr.h     [all...]
LiveInterval.h 113 return EndPoint.isDead();
  /external/llvm/lib/Target/AArch64/
AArch64DeadRegisterDefinitionsPass.cpp 80 if (MO.isReg() && MO.isDead() && MO.isDef()) {
AArch64ExpandPseudoInsts.cpp 106 const bool DstIsDead = MI.getOperand(0).isDead();
171 const bool DstIsDead = MI.getOperand(0).isDead();
354 const bool DstIsDead = MI.getOperand(0).isDead();
523 bool DstIsDead = MI.getOperand(0).isDead();
  /external/llvm/lib/Target/ARM/
ARMBaseInstrInfo.h 338 bool isDead = false) {
339 return MIB.addReg(ARM::CPSR, getDefRegState(true) | getDeadRegState(isDead));
Thumb2SizeReduction.cpp 702 if (HasCC && MI->getOperand(NumOps-1).isDead())
798 if (HasCC && MI->getOperand(NumOps-1).isDead())
866 if (!MO.isDead())
    [all...]
ARMExpandPseudoInsts.cpp 393 bool DstIsDead = MI.getOperand(OpIdx).isDead();
527 DstIsDead = MI.getOperand(OpIdx).isDead();
    [all...]
  /external/clang/lib/StaticAnalyzer/Checkers/
SimpleStreamChecker.cpp 193 bool IsSymDead = SymReaper.isDead(Sym);
  /external/llvm/lib/Target/Hexagon/
HexagonPeephole.cpp 235 false /*isDead*/,
332 Src.isKill(), Src.isDead(), Src.isUndef(),
HexagonHardwareLoops.cpp 166 bool isDead(const MachineInstr *MI,
889 /// copied from DeadMachineInstructionElim::isDead, but with special cases
892 bool HexagonHardwareLoops::isDead(const MachineInstr *MI,
    [all...]
  /frameworks/base/services/core/java/com/android/server/am/
BroadcastQueue.java 588 boolean isDead;
591 isDead = proc == null || proc.crashing;
593 if (!isDead) {
    [all...]

Completed in 196 milliseconds

1 2 3