/external/llvm/lib/Target/R600/ |
R600OptimizeVectorRegisters.cpp | 67 assert(MI->getOpcode() == AMDGPU::REG_SEQUENCE); 133 if (TII->get(MI.getOpcode()).TSFlags & R600_InstFlag::TEX_INST) 135 switch (MI.getOpcode()) { 249 if (TII->get(MI.getOpcode()).TSFlags & R600_InstFlag::TEX_INST) 329 if (MI->getOpcode() != AMDGPU::REG_SEQUENCE) { 330 if (TII->get(MI->getOpcode()).TSFlags & R600_InstFlag::TEX_INST) {
|
/external/smali/baksmali/src/main/java/org/jf/baksmali/Adaptors/Format/ |
InstructionMethodItem.java | 84 Opcode opcode = instruction.getOpcode(); 127 switch (instruction.getOpcode()) { 138 throw new ExceptionWithContext("Invalid 31t opcode: %s", instruction.getOpcode()); 161 switch (instruction.getOpcode().format) { 225 if (instruction.getOpcode().setsWideRegister() == false) 345 writer.write(instruction.getOpcode().name);
|
/external/llvm/lib/Target/ARM/ |
Thumb2SizeReduction.cpp | 222 switch(Def->getOpcode()) { 282 if (Use->getOpcode() == ARM::t2MOVi || 283 Use->getOpcode() == ARM::t2MOVi16) 334 unsigned Opc = MI->getOpcode(); 529 unsigned Opc = MI->getOpcode(); 644 if (MI->getOpcode() == ARM::t2MUL) { 826 if ((MCID.getOpcode() == ARM::t2RSBSri || 827 MCID.getOpcode() == ARM::t2RSBri || 828 MCID.getOpcode() == ARM::t2SXTB || 829 MCID.getOpcode() == ARM::t2SXTH | [all...] |
/external/llvm/lib/Transforms/InstCombine/ |
InstCombineAndOrXor.cpp | 132 switch (Op->getOpcode()) { 341 switch (LHSI->getOpcode()) { [all...] |
InstructionCombining.cpp | 130 // The No Signed Wrap flag can be kept if the operation "B (I.getOpcode) C", 141 Instruction::BinaryOps Opcode = I.getOpcode(); 204 Instruction::BinaryOps Opcode = I.getOpcode(); 220 if (Op0 && Op0->getOpcode() == Opcode) { 249 if (Op1 && Op1->getOpcode() == Opcode) { 271 if (Op0 && Op0->getOpcode() == Opcode) { 291 if (Op1 && Op1->getOpcode() == Opcode) { 313 Op0->getOpcode() == Opcode && Op1->getOpcode() == Opcode && 420 if (Op->getOpcode() == Instruction::Shl) [all...] |
InstCombineMulDivRem.cpp | 58 if (I->getOpcode() == Instruction::LShr && !I->isExact()) { 63 if (I->getOpcode() == Instruction::Shl && !I->hasNoUnsignedWrap()) { 225 (BO->getOpcode() != Instruction::UDiv && 226 BO->getOpcode() != Instruction::SDiv)) { 233 (BO->getOpcode() == Instruction::UDiv || 234 BO->getOpcode() == Instruction::SDiv)) { 246 if (BO->getOpcode() == Instruction::UDiv) 322 if (I->getOpcode() != Instruction::FMul || !I->hasUnsafeAlgebra()) 365 if (!I || (I->getOpcode() != Instruction::FMul && 366 I->getOpcode() != Instruction::FDiv) [all...] |
/external/llvm/lib/Target/PowerPC/ |
PPCISelLowering.cpp | [all...] |
/dalvik/dx/src/com/android/dx/ssa/back/ |
IdenticalBlockCombiner.java | 80 || iBlock.getFirstInsn().getOpcode().getOpcode() ==
|
RegisterAllocator.java | 116 return ndefInsn.getOpcode().getOpcode() == RegOps.MOVE_PARAM;
|
/external/clang/lib/Analysis/ |
PseudoConstantAnalysis.cpp | 103 switch (BO->getOpcode()) { 149 switch (UO->getOpcode()) {
|
/external/dexmaker/src/dx/java/com/android/dx/ssa/back/ |
IdenticalBlockCombiner.java | 85 || iBlock.getFirstInsn().getOpcode().getOpcode() ==
|
RegisterAllocator.java | 118 return ndefInsn.getOpcode().getOpcode() == RegOps.MOVE_PARAM;
|
/external/llvm/lib/Target/Hexagon/ |
HexagonFixupHwLoops.cpp | 84 return MI->getOpcode() == Hexagon::LOOP0_r || 85 MI->getOpcode() == Hexagon::LOOP0_i;
|
/external/llvm/lib/Target/Mips/ |
MipsSERegisterInfo.cpp | 158 unsigned OffsetBitSize = getLoadStoreOffsetSizeInBits(MI.getOpcode()); 159 unsigned OffsetAlign = getLoadStoreOffsetAlign(MI.getOpcode());
|
/external/llvm/lib/Target/R600/MCTargetDesc/ |
SIMCCodeEmitter.cpp | 134 const MCInstrDesc &Desc = MCII.get(MI.getOpcode()); 193 const MCInstrDesc &Desc = MCII.get(MI.getOpcode());
|
/external/smack/src/org/xbill/DNS/ |
Header.java | 203 getOpcode() { 258 sb.append("opcode: " + Opcode.string(getOpcode()));
|
/external/smali/baksmali/src/main/java/org/jf/baksmali/Adaptors/ |
MethodDefinition.java | 95 Opcode opcode = instruction.getOpcode(); 220 if (instruction.getOpcode() != type) { 222 if (instruction.getOpcode() == Opcode.NOP) { 226 if (instruction.getOpcode() == type) { 321 if (instruction.getOpcode().odexOnly()) { 360 Opcode opcode = instruction.getOpcode(); 410 if (instruction.getInstruction().getOpcode().format == Format.UnresolvedOdexInstruction) { 438 !instruction.getInstruction().getOpcode().format.isPayloadFormat) {
|
/external/smali/dexlib2/src/main/java/org/jf/dexlib2/dexbacked/raw/ |
CodeItem.java | 128 switch (instruction.getOpcode().format) { 250 out.annotate(2, instruction.getOpcode().name); 282 instruction.getOpcode().name, Joiner.on(", ").join(args), reference)); 290 instruction.getOpcode().name, formatRegister(startRegister), formatRegister(endRegister), 347 instruction.getOpcode().name, Joiner.on(", ").join(args)); 354 out.annotate(2, instruction.getOpcode().name); 388 out.annotate(2, instruction.getOpcode().name); 410 out.annotate(2, instruction.getOpcode().name);
|
/external/smali/dexlib2/src/main/java/org/jf/dexlib2/immutable/instruction/ |
ImmutableInstruction.java | 58 switch (instruction.getOpcode().format) { 135 @Nonnull public Opcode getOpcode() {
|
/external/smali/dexlib2/src/test/java/org/jf/dexlib2/builder/ |
FixOffsetsTest.java | 104 Assert.assertEquals(Opcode.GOTO_16, instructions.get(0).getOpcode()); 107 Assert.assertEquals(Opcode.GOTO_16, instructions.get(501).getOpcode());
|
/external/llvm/lib/Transforms/Scalar/ |
Reassociate.cpp | 66 dbgs() << Instruction::getOpcodeName(I->getOpcode()) << " " 206 if (I && (I->getOpcode() == Instruction::Or || 207 I->getOpcode() == Instruction::And)) { 216 isOr = (I->getOpcode() == Instruction::Or); 238 cast<Instruction>(V)->getOpcode() == Opcode) 244 switch (I->getOpcode()) { 501 unsigned Opcode = I->getOpcode(); 616 cast<Instruction>(Op)->getOpcode() != Opcode) && 689 unsigned Opcode = I->getOpcode(); [all...] |
/cts/tools/dasm/src/dasm/ |
DopInfo.java | 137 switch (dop.getOpcode()) { 166 switch (dop.getOpcode()) { 195 switch (dop.getOpcode()) { 208 switch (dop.getOpcode()) {
|
/dalvik/dx/src/com/android/dx/io/ |
CodeReader.java | 102 switch (OpcodeInfo.getIndexType(one.getOpcode())) {
|
/external/clang/lib/StaticAnalyzer/Checkers/ |
DivZeroChecker.cpp | 50 BinaryOperator::Opcode Op = B->getOpcode();
|
/external/dexmaker/src/dx/java/com/android/dx/io/ |
CodeReader.java | 102 switch (OpcodeInfo.getIndexType(one.getOpcode())) {
|