Home | History | Annotate | Download | only in X86
      1 ; RUN: opt < %s -basicaa -slp-vectorizer -dce -S -mtriple=x86_64-apple-macosx10.8.0 -mcpu=corei7
      2 
      3 target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
      4 target triple = "x86_64-apple-macosx10.8.0"
      5 
      6 %struct.DState = type { i32, i32 }
      7 
      8 @b = common global %struct.DState zeroinitializer, align 4
      9 @d = common global i32 0, align 4
     10 @c = common global i32 0, align 4
     11 @a = common global i32 0, align 4
     12 @e = common global i32 0, align 4
     13 
     14 define i32 @fn1() {
     15 entry:
     16   %0 = load i32* getelementptr inbounds (%struct.DState* @b, i32 0, i32 0), align 4
     17   %1 = load i32* getelementptr inbounds (%struct.DState* @b, i32 0, i32 1), align 4
     18   %2 = load i32* @d, align 4
     19   %cond = icmp eq i32 %2, 0
     20   br i1 %cond, label %sw.bb, label %save_state_and_return
     21 
     22 sw.bb:                                            ; preds = %entry
     23   %3 = load i32* @c, align 4
     24   %and = and i32 %3, 7
     25   store i32 %and, i32* @a, align 4
     26   switch i32 %and, label %if.end [
     27     i32 7, label %save_state_and_return
     28     i32 0, label %save_state_and_return
     29   ]
     30 
     31 if.end:                                           ; preds = %sw.bb
     32   br label %save_state_and_return
     33 
     34 save_state_and_return:                            ; preds = %sw.bb, %sw.bb, %if.end, %entry
     35   %t.0 = phi i32 [ 0, %if.end ], [ %0, %entry ], [ %0, %sw.bb ], [ %0, %sw.bb ]
     36   %f.0 = phi i32 [ 0, %if.end ], [ %1, %entry ], [ 0, %sw.bb ], [ 0, %sw.bb ]
     37   store i32 %t.0, i32* getelementptr inbounds (%struct.DState* @b, i32 0, i32 0), align 4
     38   store i32 %f.0, i32* getelementptr inbounds (%struct.DState* @b, i32 0, i32 1), align 4
     39   ret i32 undef
     40 }
     41 
     42