/external/llvm/lib/Target/Mips/ |
Mips16InstrInfo.cpp | 53 /// isStoreToStackSlot - If the specified machine instruction is a direct 59 isStoreToStackSlot(const MachineInstr *MI, int &FrameIndex) const
|
MipsSEInstrInfo.cpp | 60 /// isStoreToStackSlot - If the specified machine instruction is a direct 66 isStoreToStackSlot(const MachineInstr *MI, int &FrameIndex) const
|
/external/llvm/lib/Target/Sparc/ |
SparcInstrInfo.cpp | 61 /// isStoreToStackSlot - If the specified machine instruction is a direct 66 unsigned SparcInstrInfo::isStoreToStackSlot(const MachineInstr *MI,
|
/external/llvm/lib/Target/XCore/ |
XCoreInstrInfo.cpp | 79 /// isStoreToStackSlot - If the specified machine instruction is a direct 85 XCoreInstrInfo::isStoreToStackSlot(const MachineInstr *MI,
|
/external/llvm/include/llvm/Target/ |
TargetInstrInfo.h | 150 /// isStoreToStackSlot - If the specified machine instruction is a direct 155 virtual unsigned isStoreToStackSlot(const MachineInstr *MI, 171 /// reference. If not, return false. Unlike isStoreToStackSlot, [all...] |
/external/llvm/lib/Target/AArch64/ |
AArch64InstrInfo.cpp | [all...] |
/external/llvm/lib/Target/Hexagon/ |
HexagonInstrInfo.cpp | 97 /// isStoreToStackSlot - If the specified machine instruction is a direct 102 unsigned HexagonInstrInfo::isStoreToStackSlot(const MachineInstr *MI, [all...] |
/external/llvm/lib/Target/SystemZ/ |
SystemZInstrInfo.cpp | 211 unsigned SystemZInstrInfo::isStoreToStackSlot(const MachineInstr *MI, [all...] |
/external/llvm/lib/Target/PowerPC/ |
PPCInstrInfo.cpp | 199 unsigned PPCInstrInfo::isStoreToStackSlot(const MachineInstr *MI, 779 // update isStoreToStackSlot. [all...] |
/external/llvm/lib/Target/ARM/ |
ARMBaseInstrInfo.cpp | [all...] |
/external/llvm/lib/Target/X86/ |
X86InstrInfo.cpp | [all...] |